Chapter 8 Hardware Cores and Models

Hardware Cores and Models

- 8.1 Memory and Queue Structures

 8.2.1 Generic RAM Core
 8.2.2 Synthesizable Push-Pop Stack
 8.2.3 Synthesizable Circular FIFO
 8.2.4 Dynamic Access Type FIFO

 8.2 Arithmetic Cores
- 8.3 Components with Separate Control and Data Parts
 8.4.1 Sequential Multiplier
 8.4.2 von Neumann Computer Model
- 8.4 Summary



VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi

Memory and Queue Structures





```
PROCEDURE init mem (VARIABLE memory: OUT mem;
                    CONSTANT datafile: STRING) IS
   FILE stddata : TEXT;
   VARIABLE 1 : LINE;
   VARIABLE data : std_logic_vector(memory'RANGE(2));
BEGIN
   FILE OPEN (stddata, datafile, READ MODE);
   FOR i IN memory'RANGE(1) LOOP
      READLINE (stddata, 1); READ (1, data);
      FOR j IN memory'REVERSE RANGE(2) LOOP
         memory (i,j) := data(j);
      END LOOP;
   END LOOP;
END PROCEDURE init mem;
```

TEXTIO Based Memory init and dump Procedure

```
PROCEDURE dump mem (VARIABLE memory: IN mem;
                    CONSTANT datafile: STRING) IS
   FILE stddata : TEXT;
   VARIABLE stdvalue : std logic;
   VARIABLE 1 : LINE;
BEGIN
   FILE OPEN (stddata, datafile, WRITE MODE);
   FOR i IN memory 'RANGE(1) LOOP
      FOR j IN memory 'REVERSE RANGE (2) LOOP
         stdvalue := memory (i, j);
         WRITE (1, stdvalue);
      END LOOP;
      WRITELINE (stddata, 1);
    END LOOP;
END PROCEDURE dump_mem;
```

TEXTIO Based Memory init and dump Procedure (Continued)

```
USE IEEE.std logic TEXTIO.ALL;
ENTITY std logic ram IS
  PORT (address, datain : IN std logic vector;
         dataout : OUT std_logic_vector;
         cs, rwbar : IN std logic; opr : IN BOOLEAN);
END ENTITY std logic ram;
-
ARCHITECTURE behavioral OF std logic ram IS
  TYPE mem IS ARRAY (NATURAL RANGE <>,
                      NATURAL RANGE <>) of std_logic;
BEGIN
   . . . . . . . . . . . . . .
   . . . . . . . . . . . . . . .
END ARCHITECTURE;
```

Std_logic Unconstrained Memory

```
PROCESS
      CONSTANT memsize : INTEGER := 2**address'LENGTH;
      VARIABLE memory : mem (0 TO memsize-1,
                              datain'RANGE);
   BEGIN
      id: IF opr'EVENT THEN
         IF opr=TRUE THEN init mem (memory, "memdata.dat");
         ELSE dump_mem (memory, "memdump.dat"); END IF;
      END IF;
      wr: IF cs = '1' THEN
         IF rwbar = '0' THEN -- Writing
            FOR i IN dataout'RANGE LOOP
               memory(conv integer(address),i):=datain (i);
            END LOOP;
            . . . . . . . . . . . .
```

Std_logic Unconstrained Memory (Continued)

VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi



Std_logic Unconstrained Memory (Continued)

VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi



Stack Controller Outline



BEGIN

- -- UPDATING PNTR
- -- POP/PUSH
- -- INSTANTIATE MEMORY
- -- HANDLING EMPTY AND FULL

END ARCHITECTURE behavioral;

Stack Controller Outline (Continued)

```
-- UPDATING PNTR
Update pntr: PROCESS (clk)
BEGIN
   IF (clk = '1' AND clk'EVENT) THEN
      IF pop = '1' THEN
         IF empty_temp /= '1' THEN
            pntr <= pntr - 1;</pre>
         END IF;
      ELSIF push = '1' THEN
         IF full_temp /= '1' THEN
            pntr <= pntr + 1;</pre>
         END IF;
      END IF;
   END IF;
END PROCESS;
```

- Stack Pointer Update

```
-- POP/PUSH
pop_push: PROCESS (pop, push ,STin, ramout, pntr)
BEGIN
   ramaddr <= (OTHERS => '0');
   cs <= '0';
   rwbar <= '1';</pre>
   ramin <= (OTHERS => '0');
   STout <= (STin'RANGE => '0');
   IF (pop = '1' AND empty_temp = '0') THEN
      ramaddr <= pntr - 1;</pre>
      cs <= '1';
      rwbar <= '1';
      STout <= ramout;</pre>
```

Pop_push Process

```
-- POP/PUSH
pop push: PROCESS (pop, push, STin, ramout, pntr)
BEGIN
   . . . . . . . . . . . . .
   ELSIF (push = '1' AND full temp = '0') THEN
      ramaddr <= pntr;</pre>
      cs <= '1';
      rwbar <= '0';</pre>
      ramin <= STin;</pre>
   END IF;
END PROCESS pop push;
```

Pop_push Process (Continued)



RAM Instantiation and *empty* and *full* Flags

VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi





Circular FIFO

VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi

```
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
USE IEEE.std logic unsigned.ALL;
ENTITY fifo unconst IS
   GENERIC (fifo size : std logic vector := "1000");
   PORT (data_in : IN std_logic_vector;
         clk : IN std logic;
         rst, rd, wr : IN std logic;
         empty, full : OUT std logic;
         data out : OUT std logic vector);
END ENTITY ;
____
```

FIFO VHDL Code Outline

ARCHITECTURE procedural OF fifo unconst IS

CONSTANT fsz : INTEGER := conv_integer (fifo_size); CONSTANT asz : INTEGER := fifo_size'LENGTH - 1; CONSTANT wsz : INTEGER := data_in'LENGTH; --word_size; TYPE memory IS ARRAY (NATURAL RANGE <>) OF std_logic_vector (wsz-1 DOWNTO 0); SIGNAL fifo_ram : memory (0 TO fsz-1); SIGNAL fifo_ram : memory (0 TO fsz-1); SIGNAL rd_ptr, wr_ptr:std_logic_vector(asz-1 DOWNTO 0) := (OTHERS => '0'); SIGNAL full_temp, empty_temp : std_logic; BEGIN

END ARCHITECTURE;

FIFO VHDL Code Outline (Continued)



FIFO VHDL Code Outline (Continued)



FIFO Block Diagram

VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi





VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi OUT

Clocked Memory Reading





Multiple Clocked Register Process



Multiple Clocked Register Process



Updating FIFO Pointers

Multiple Clocked Register Process

```
. . . . . . . . . . .
ELSE
   IF (wr='1' AND full temp='0') OR (wr='1' AND rd='1') THEN
      wr_ptr <= wr_ptr+1;</pre>
   ELSE
      wr ptr <= wr ptr;</pre>
   END IF;
   IF (rd='1' AND empty_temp='0') OR (wr='1' AND rd='1') THEN
      rd ptr <= rd ptr+1;</pre>
   ELSE
      rd_ptr <= rd_ptr;</pre>
   END IF;
END IF;
```

Updating FIFO Pointers (Continued)

Dynamic Access Type FIFO



Dynamic FIFO Structure

Dynamic FIFO Structure -

Different Hardware Levels

- Arithmetic Cores
- Wrappers
 Interfaces
- □ CPUs

All applications may not fit this categorization

Arithmetic Cores

Completely independent from connection handling Can be used as embedded cores in embedded designs Carry Lookahead Adder Sequential Multiplier Booth Multiplier \blacksquare Sinh of *x* ■ FIR filter

Arithmetic Cores




One-bit Full-Adder Circuit



 $sum_{i} = a_{i} \text{ xor } b_{i} \text{ xor } c_{i}$ $c_{i+1} = a_{i} b_{i} + b_{i} c_{i} + a_{i} c_{i}$

Ripple-Carry Adder



Carry Lookahead Adders



Group Propagate (PG) and Group Generate (GG) for an 8-bit CLA



Carry-Select Adder



Arithmetic Cores



Multiplication

Sequential Multiplier
Array Multiplier
Booth Multiplier



Array Multiplier

- Figure circuit multiplies its xi and yi inputs using the AND gate that is marked with a dot
- Adds this result with its input partial product *pi*, using its carry input *ci*.
- This cell generates a partial product *po*, a carry output *co*, and passes *xi* and *yi* inputs on to its outputs (*xo* and *yo*).



Array Multiplier

- 4×4 array multiplier that uses 16 of the multiplier cells.
- A 32-bit multiplier requires 1024 such cells.







Hardware Oriented Multiplication Process (Continued)





Hardware Oriented Multiplication Process (Continued)

Sequential Multiplier Design

Sequential Multiplier

Shift-and-add Multiplication Process

Sequential Multiplier Design

Sequential Multiplier



Multiplier Block Diagram

Sequential Multiplier



Systems Copyright Z. Navabi

Hardware Oriented Multiplication Process
 VHDL: Medular Design and Synthesis of Cores and





Sequential Multiplier Design



- Datapath and Controller

Sequential Multiplier Design





```
ENTITY datapath IS
   PORT (clk, clr_P, load_P, load_B : IN std_logic;
        msb out, lsb out, sel sum : IN std logic;
        load A, shift A : IN std logic;
       data : INOUT std logic vector (7 DOWNTO 0);
       A0 : OUT std logic);
END ENTITY;
___
ARCHITECTURE procedural OF datapath IS
   SIGNAL sum, ShiftAdd : std logic vector (7 DOWNTO 0);
   SIGNAL A, B, P : std logic vector (7 DOWNTO 0);
   SIGNAL co : std logic;
   SIGNAL op : std_logic_vector (1 DOWNTO 0);
   SIGNAL result : std_logic_vector (8 DOWNTO 0);
   . . . . . . . . . . . .
END ARCHITECTURE procedural;
```

Shift-and-add Multiplier Datapath

```
PROCESS (clk) BEGIN
   IF(clk = '0' AND clk'EVENT) THEN
      IF (load B = '1') THEN B \leq data;
      END IF;
   END IF;
END PROCESS;
____
PROCESS (clk) BEGIN
  IF(clk = '0' AND clk'EVENT) THEN
     IF (load P = '1') THEN
       P <= (co AND sel sum) & ShiftAdd (7 DOWNTO 1);
     END IF;
  END IF;
END PROCESS;
____
```

Shift-and-add Multiplier Datapath (Continued)

```
PROCESS (clk) BEGIN
IF(clk = '0' AND clk'EVENT) THEN
CASE op IS
WHEN "01" => A <= ShiftAdd(0) &
A(7 DOWNTO 1);
WHEN "10" => A <= data;
WHEN OTHERS => A <= A;
END CASE;
END IF;
END IF;
```

Shift-and-add Multiplier Datapath (Continued)

Shift-and-add Multiplier Datapath (Continued)



- Multiplier Controller

```
ARCHITECTURE procedural OF controller IS
   TYPE state IS (idle, init,
                  m1, m2, m3, m4, m5, m6, m7, m8,
                   rslt1, rslt2);
   SIGNAL current : state;
BEGIN
   sequential: PROCESS (clk) BEGIN
      IF (clk = '0' AND clk'EVENT) THEN
         CASE current IS
            WHEN idle =>
                IF start = '0' THEN current <= idle;</pre>
               ELSE
                   current <= init;</pre>
               END IF;
             . . . . . . . . . . . . .
   END PROCESS; --
```

Multiplier Controller (Continued)



Multiplier Controller

sequential: PROCESS (clk) BEGIN END PROCESS; -combinational: PROCESS (current, start, A0) BEGIN clr P <= '0'; load P <= '0';load B <= '0'; Current msb out <= '0'; lsb out <= '0';</pre> sel sum <= '0'; load A <= '0';</pre> Shift $A \leq '0'$; done $\leq '0'$; CASE current IS WHEN idle => IF start = '0' THEN done <= '1'; ELSE load A <= '1';clr P<= '1'; load P <= '1';END IF;

```
combinational: PROCESS (current, start, A0) BEGIN
    CASE current IS
         . . . . . . . . . . . . . . .
        WHEN init =>
           load B <= '1';
        WHEN m1 | m2 | m3 | m4 | m5 | m6 | m7 | m8
                   =>
           Shift A <= '1';
           load P <= '1';
           IF (A0 = '1') THEN
               sel sum <= '1';</pre>
           END IF;
        WHEN rslt1 =>
           lsb out <= '1';</pre>
        WHEN rslt2 =>
           msb out <= '1';</pre>
```

Multiplier Controller

```
combinational: PROCESS (current, start, A0) BEGIN
        CASE current IS
             . . . . . . . . . . . . . . .
           WHEN rslt2 =>
               msb out <= '1';</pre>
            WHEN OTHERS =>
               clr P <= '0'; load P <= '0';
               load B <= '0'; msb out <= '0';
               lsb out <= '0'; sel sum <= '0';</pre>
               load A <= '0'; Shift A <= '0';
               done <= '0';
         END CASE;
   END PROCESS;
END ARCHITECTURE procedural;
```

Multiplier Controller



Top-level Multiplier

```
ENTITY Multiplier IS
   PORT (clk, start : IN std logic;
         databus : INOUT std logic vector (7 DOWNTO 0);
       lsb out, msb out, done : OUT std logic);
END ENTITY;
____
ARCHITECTURE structural OF Multiplier IS
  SIGNAL clr P, load P, load B, msb_out_t, A0 : std_logic;
  SIGNAL lsb_out_t, sel_sum, load_A, Shift A : std logic;
BEGIN
   . . . . . . . . . . . .
   . . . . . . . . . . .
END ARCHITECTURE structural;
```

Top-level Multiplier Module

Top-level Multiplier

```
ARCHITECTURE structural OF Multiplier IS
BEGIN
   dpu : ENTITY WORK.datapath(procedural)
         PORT MAP (clk, clr P, load P, load B,
                   msb out t, 1sb out t, sel sum,
                    load A, Shift A, databus, A0 );
   cu : ENTITY WORK.controller(procedural)
        PORT MAP (clk, start, A0, clr P, load P, load B,
                  msb_out_t, lsb_out t, sel sum,
                  load A, Shift A, done );
   msb out <= msb out t;</pre>
   lsb out <= lsb out t;</pre>
END ARCHITECTURE structural;
```

Top-level Multiplier Module (Continued)

Booth Multiplier

- Booth algorithm is for signed number multiplication.
- The algorithm is similar to the sequential multiplication shift-andadd algorithm, except that two bits, instead of only one bit, will be considered for making shift, add, and subtract decisions.
- An extra bit (initially 0) is added to the right of A, and decisions for adding B to the partial product (P+B) and shifting, subtracting B from the partial product (P-B and shifting, or just shifting the partial product will be based on the right-most two bits of the extended A.
Booth Multiplier- Example

A×B B=01101101 A=10110110 A is a negative number. A: 101101100 : +0 × $2^0 = 000$ $101101100 : -1 \times 2^{1} = -002$ $101101100 : -0 \times 2^2 = 000$ $101101100 : +1 \times 2^3 = +008$ $101101100 : -1 \times 2^4 = -016$ $101101100 : -0 \times 2^5 = 000$ $101101100 : +1 \times 2^6 = +064$ $101101100 : -1 \times 2^7 = -128$

-074

 $A \times B = (B \times +000) + (B \times -002) + (B \times -000) + (B \times +008) + (B \times -016) + (B \times -000) + (B \times +064) + (B \times -128)$

VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi

B: 1/0/A: 01/6 = 8+2+1



Multiplication Process

- Initialization:

• Two registers Mcand containing first operand and P containing the result Mcand is 32-bit and P is 65-bit register • Mcand = A, $P = \{32'b0, B, 1'b0\}$

• **step1**: Check the two lowest bits of P •11 or 00: go to step 3. •01 or 10: go to step 2

• step2:

LSBs of P: 01 => Mcand is added to the most 32 bits of P. LSBs of P: 10 => Mcand is subtracted from the most 32 bits of P.

- **step3**: Shift P one place to the right
- End of Multiplication: P[64:1] contains the result.

32 times



 Hardware Oriented Multiplication Process (continued) VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi

Multiplication Process



Hardware Oriented Multiplication Process (Continued)





Hardware Oriented Multiplication Process (Continued)











Control Data Partitioning

load_ shift

Set F

load

sel_Sun

P10

start

Data part consists of registers, logic units, and their interconnecting buses.

Triggered with the

same clock signal

32

32

64

product

In each new state, several control signals are issued, and the components of the datapath start reacting to these signals.

done

Controller

 \sim

The controller is a state machine that issues control signals for control of what gets clocked into the data registers.

Datapath and Controller

Datapath

On the rising edge of the system clock, the controller goes into a new state.







Datapath Description

```
ENTITY datapath is
      PORT( clk, Set P, load M, load P,
            shift P, preset, sel SumSub : IN std logic;
            A, B : IN std logic vector (31 downto 0);
            Product : OUT std logic vector (63 downto 0);
            P10 : OUT std logic vector (1 downto 0));
END ENTITY;
ARCHITECTURE procedural OF datapath IS
      SIGNAL sum, sub, AddResult, Mcand : std logic vector ( 31 downto 0);
      SIGNAL data, P : std logic vector (64 downto 0);
      SIGNAL 1s : std logic vector (1 downto 0);
BEGIN
```

Datapath Code

Represents 32-bit register *Mcand* for keeping input

Datapath Description

```
PROCESS (clk) BEGIN
       IF(clk = '0' AND clk'EVENT) THEN
               IF (load M = '1') THEN Mcand \leq A;
               END IF;
       END IF;
END PROCESS;
PROCESS (clk) BEGIN
       IF(clk = '0' AND clk'EVENT) THEN
               CASE (ls)
                           IS
                      WHEN "01" => P \le P(64) \& P(64 \text{ DOWNTO } 1);
                      WHEN "10" \Rightarrow P \leq data;
                      WHEN OTHERS = P <= P;
               END CASE;
       END IF;
                                                        Implements the
END PROCESS;
                                                  65-bit shift-register for keeping
       the result and partial products
```

Datapath Code (continued)







Multiplier Control States

ENTITY controller IS PORT (clk, start : IN std_logic; P10 : IN std_logic_vector (1 downto 0); Set_P, load_M, load_P : OUT std_logic; shift_P, sel_SumSub, done : OUT std_logic);

END ENTITY;

```
ARCHITECTURE procedural OF controller IS

TYPE state IS (idle, Check_2bits, Sum_Sub, Shift);

SIGNAL current, nextState : state;

SIGNAL CntValue : std_logic_vector (5 downto 0);

SIGNAL preset, cntEn, cntZero : std_logic;

BEGIN
```

Controller Code





P will be shifted to the right and counter will count down, showing that one step is done.

WHEN Shift => cntEn <= '1';

WHEN OTHERS =>

Set_P <= '0'; load_M <= '0'; load_P <= '0'; shift_P <= '0'; sel_SumSub <='0'; cntEn <= '0'; done <= '0'; preset <= '0';</pre>

END CASE;

END PROCESS;

Controller Code (continued)



Controller Code

```
IF( clk = '1' and clk'event ) THEN
```

```
current <= nextState;</pre>
```

```
END IF;
```

END PROCESS;

```
END ARCHITECTURE procedural;
```

Controller Code



```
ENTITY booth mult IS
  PORT (mc, mp : IN std_logic_vector (7 downto 0);
         clk, start : IN std logic;
        prod : OUT std_logic_vector (15 downto 0);
        busy : OUT boolean);
END ENTITY booth mult;
ARCHITECTURE behavioral OF booth mult IS
  SIGNAL A, M : std_logic_vector (mc'RANGE);
   SIGNAL Q : std_logic_vector (mc'LENGTH DOWNTO 0);
   SIGNAL sum, dif : std_logic_vector(mc'RANGE);
   SUBTYPE cnt IS INTEGER RANGE 0 TO mc'LENGTH;
   SIGNAL count : cnt := 0;
BEGIN
   . . . . . . . . . . . .
END ARCHITECTURE behavioral;
```

Booth Algorithm VHDL Code

BEGIN

```
sum \ll A + M;
  dif \leq A - M;
  prod <= A & Q (mc'LENGTH DOWNTO 1);
  busy <= (count < mc'LENGTH);</pre>
  Counter: PROCESS (clk) BEGIN
    IF (clk = '1' AND clk'EVENT) THEN
      IF (start = '1') THEN count <= 0;
      ELSIF (count < mc'LENGTH) THEN count<= count + 1;
        END IF;
     END IF;
  END PROCESS;
      END ARCHITECTURE behavioral;
```

Booth Algorithm VHDL Code (Continued)

```
RegClocking: PROCESS (clk) BEGIN
   IF (clk = '1' AND clk'EVENT) THEN
      IF (start = '1') THEN
         A \ll (OTHERS \implies '0');
         M \leq mc;
         Q <= mp & '0';
      ELSIF (count < mc'LENGTH) THEN
      . . . . . . . . . . . . . . . .
      . . . . . . . . . . . . . . . .
      END IF;
   END IF;
END PROCESS;
```

Booth Algorithm VHDL Code (Continued)

```
. . . . . . . . . . .
   ELSIF (count < mc'LENGTH) THEN
         CASE Q(1 DOWNTO 0) IS
            WHEN "01" => --ADD AND SHIFT
               Q \le sum(0) \& Q(Q'LEFT DOWNTO 1);
               A <= sum(sum'LEFT) &
                    sum(sum'LEFT DOWNTO 1);
            WHEN "10" => --SUBTRACT AND SHIFT
               Q \le dif(0) \& Q(Q'LEFT DOWNTO 1);
               A <= dif(dif'LEFT) &
                    dif(dif'LEFT DOWNTO 1);
            WHEN OTHERS => --SHIFT ONLY
               Q \leq A(0) \& Q(Q' LEFT DOWNTO 1);
               A \leq A(A'LEFT) \& A(A'LEFT DOWNTO 1);
         END CASE;
      END IF;
  END IF;
END PROCESS;
              VHDL: Modular Design and Synthesis of Cores and
```

Systems Copyright Z. Navabi

Handshaking

- Completely independent from data handling
- Wrappers and Interfacing Utilities help to implement handshaking
- Simple handshaking
- Register file
- Data 32-bit block

Types of handshaking

Handshaking between two systems
Handshaking for accessing a shared bus
Memory handshaking
DMA mode or burst mode

Why Handshaking

- Two systems want to communicate data and they don't necessarily have the same timing
- The systems have to send some signals before the actual data is transmitted
- Handshaking implementation is a part of the control of the system

Between Two Systems Handshaking

Each system has its own clocking
 They have to have certain signals to talk


Fully Responsive Handshaking



Fully Responsive Handshaking





Handshaking for Accessing a Shared Bus

- Using an arbiter to assure that none of the systems will simultaneously access the shared bus
- Each system has to have its own request and grant signals





Two Level Handshaking

- Assume that system A wants to send some data to B through a shared bus
- At first A should talk to the arbiter and catches the bus by issuing a request
- Once it puts the data on bus it informs system B by issuing ready
 After data is picked up by B, A removes its request

Two level handshaking





Handshaking Type Three: memory handshaking



VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi

Combining Type Two and Three of Handshaking

- We can combine type two and three of handshaking
- At first A should deal with arbiter and gets the permission of using the bus
- Then it should send signals to the memory and waits for memready

Handshaking Type Four: DMA Mode Or Burst Mode

Burst writing or DMA writing or block writing





Memory Interface: Design Example



Memory Interface: Datapath & Controller Partitioning



VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi

Memory Interface: State Machine



Exponential Module



Exponential Module



Exponentiation Module



Exponential Function Algorithm



VHDL: Modular Design and Synthesis of Cores and

Datapath / Controller







Input Wrapper:

Datapath & Controller Partitioning



Input Wrapper:

State Machine



Output Wrapper:

Datapath & Controller Partitioning





Complete System



CORDIC

- The CORDIC algorithm is an iterative technique based on the rotation of a vector which allows many transcendental and trigonometric functions to be calculated
- It is achieved using only shifts, additions/subtractions and table look-ups which map well into hardware

CORDIC



$$x' = x\cos\phi - y\sin\phi$$
$$y' = y\cos\phi + x\sin\phi$$

$$x' = \cos\phi \cdot [x - y \tan\phi]$$
$$y' = \cos\phi \cdot [y + x \tan\phi]$$

$$\begin{aligned} \mathbf{x}_{i+1} &= \mathbf{K}_{i} \left[\mathbf{x}_{i} - \mathbf{y}_{i} \cdot \mathbf{d}_{i} \cdot 2^{-i} \right] \\ \mathbf{y}_{i+1} &= \mathbf{K}_{i} \left[\mathbf{y}_{i} + \mathbf{x}_{i} \cdot \mathbf{d}_{i} \cdot 2^{-i} \right] \end{aligned}$$

CORDIC Advantages

- Number of gates required in hardware implementation on an FPGA, are minimum and hardware complexity is greatly reduced
 Cost of a CORDIC hardware implementation is less as only shift registers, adders and look-up table (ROM) are required
 Delay involved during processing is comparable to that of a division or square-rooting operation
- No multiplication and only addition, subtraction and bit-shifting operation

CORDIC Architecture



VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi

General Datapath



VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi

Controller





Accelerator right

Left

- Extended instructions
- Near memory
- filter FIR from register file (rf in the wrapper)

The other category is interfaces or wrappers

⊔ Wrappers

Data sizing form ICEEP notes, that includes hand-shaking and arbitration

A wrapper only for handshaking, another for data sizing only for burst connections, and the other for rf handling for extended insts rf can be the rf of the processor mapped to this rf

Interfacing hardware

LRU, very different from other structures
DMA, using arbitration handles the memory reads and writes
Not arithmetic hardwares

CPUs

- Von Neumann architcetures
- They have instructions, a processor with 4 instructions, it only accesses the memory, instruction fetch
- Next step is the Somayeh processor which is a processor that does the arithmetic work like sine, cosine, it only loads the program and has a pc to fetch the instruction
- Program counter or the sequencer
- SAYEH Processor

von Neumann Computer Model

von Neumann

Computer Model

Processor and Memory Model

Designing the Adding CPU

Control Part Design

Data Components

Processor Model Specification

Design of Datapath

AddingCPU VHDL Description

DataPath Description

Processor and Memory Model

von Neumann

Computer Model

Processor and Memory Model

> Designing the Adding CPU

Control Part Design

Data Components

Processor Model Specification

Design of Datapath

AddingCPU VHDL Description

DataPath Description

Processor and Memory Model



von Neumann Process Model
Processor Model Specification

| von Ne | eumann | |
|-------------------------------|-------------------------------|--|
| Computer Model | | |
| Processor and | Processor Model | |
| Memory Model | Specification | |
| Designing the Adding CPU | Design of Datapath | |
| Control Part Design | AddingCPU VHDL Description | |
| Data Components | DataPath Description | |
| Controller Description | The Complete Machine | |

Processor Model Specification

Adding CPU



Processor Model Specification

Memory-Transfer & Control-Flow Instruction Format:

| 7 6 | 5 | 0 |
|--------|-----|---|
| opcode | adr | |

- Instruction Format

Arithmetic Instruction Format:

| 7 6 | 6 | 5 | 0 |
|-------|---|---|------|
| opcod | e | | immd |

Designing the Adding CPU

von Neumann

Computer Model

Processor and Memory Model

Designing the Adding CPU

Control Part Design

Data Components

Controller Description

Processor Model Specification

Design of Datapath

AddingCPU VHDL Description

DataPath Description

The Complete Machine

Design of Datapath

von Neumann

Computer Model

Processor and Memory Model

Designing the Adding CPU

Control Part Design

Data Components

Controller Description

Processor Model Specification

Design of Datapath

AddingCPU VHDL Description

DataPath Description

—The Complete Machine

Design of Datapath



Systems Copyright Z. Navabi

Control Part Design

| von | von Neumann | | |
|-------------------------------|-------------|-----------------|----------------------------------|
| Com | put | er Model | |
| Processor and | | Processor Model | |
| Memory Model | | Specification | |
| Designing the | | — Desig | n of Datapath |
| Adding CPU |) | | |
| Control Part Design | | | <i>ddingCPU</i> L Description |
| Data Components | | — DataPa | ath Description |
| Controller Description | | The Co | mplete Machine |



AddingCPUVHDL Description

| von Neumann Computer Model | | |
|-------------------------------|-------------------------------|--|
| Processor and | Processor Model | |
| Designing the | Specification | |
| Adding CPU | Design of Datapath | |
| Control Part Design | AddingCPU VHDL Description | |
| Data Components | DataPath Description | |
| Controller Description - | The Complete Machine | |

| von Ne | umann |
|---------------|-----------------|
| Comput | er Model |
| Processor and | Processor Model |

Memory Model

Designing the Adding CPU

Control Part Design

Data Components

DataPath Description

Specification

Design of Datapath

AddingCPU

VHDL Description

```
ENTITY AC IS
   PORT (data_in : IN std_logic_vector(7 DOWNTO 0);
         load, clk : IN std logic;
         data_out : OUT std_logic_vector(7 DOWNTO 0));
END ENTITY ;
____
ARCHITECTURE procedural OF AC IS BEGIN
   PROCESS (clk) BEGIN
      IF clk = '1' AND clk'EVENT THEN
         IF load = '1' THEN
            data out <= data in;</pre>
         END IF;
      END IF;
   END PROCESS;
END ARCHITECTURE;
```

Datapath Components of the Adding Machine

```
ENTITY IR IS
   PORT (data in : IN std logic vector(7 DOWNTO 0);
         load, clk : IN std logic;
         data out : OUT std logic vector(7 DOWNTO 0));
END ENTITY ;
____
ARCHITECTURE procedural OF IR IS BEGIN
   PROCESS (clk) BEGIN
      IF clk = '1' AND clk'EVENT THEN
         IF load = '1' THEN data out <= data in; END IF;
      END IF;
   END PROCESS;
END ARCHITECTURE;
```

Datapath Components of the Adding Machine (Continued)

```
ENTITY PC IS
   PORT (data_in : IN std_logic_vector(5 DOWNTO 0);
         load, inc, clr, clk : IN std logic;
         data out : OUT std logic vector(5 DOWNTO 0));
END ENTITY ;
ARCHITECTURE procedural OF PC IS
   SIGNAL pc : std_logic_vector(5 DOWNTO 0);
BEGIN
   PROCESS (clk) BEGIN
      IF clk = '1' AND clk'EVENT THEN
         IF clr = '1' THEN pc <= (OTHERS => '0');
         ELSIF load = '1' THEN pc <= data in;
         ELSIF inc = '1' THEN pc <= pc + 1; END IF;
      END IF;
   END PROCESS;
   data out <= pc;</pre>
END ARCHITECTURE;
```

```
ENTITY ALU IS
   PORT (a, b : IN std logic vector(7 DOWNTO 0);
         pass, add : IN std logic;
         alu out : OUT std logic vector(7 DOWNTO 0));
END ENTITY ;
ARCHITECTURE functional OF ALU IS
   SIGNAL alu res : std logic vector(7 DOWNTO 0);
BEGIN
   PROCESS (a, b, pass, add) BEGIN
      IF pass = '1' THEN alu res <= a;
      ELSIF add = '1' THEN alu res \leq a + b;
      ELSE alu res <= (OTHERS => '0');
      END IF;
   END PROCESS;
   alu out <= alu res;</pre>
END ARCHITECTURE;
```

Datapath Components of the Adding Machine (Continued)

| von Neumann Computer Model | | |
|-------------------------------|--|-------------------------------|
| Processor and | | Processor Model |
| Memory Model | | Specification |
| Designing the Adding CPU | | Design of Datapath |
| Control Part Design | | AddingCPU VHDL Description |
| Data Components | | DataPath Description |
| Controller Description | | -The Complete Machine |

```
ENTITY datapath IS
   PORT (ir_on_adr, pc_on_adr, dbus_on_data : IN std_logic;
        data on dbus, ld ir, ld ac, ld pc : IN std logic;
        inc pc, clr pc,
           pass, add, alu on dbus, clk : IN std_logic;
        adr_bus : OUT std_logic_vector(5 DOWNTO 0);
        op code : OUT std logic vector(1 DOWNTO 0);
        data bus : INOUT std logic vector(7 DOWNTO 0));
END ENTITY ;
ARCHITECTURE structural OF datapath IS
   SIGNAL dbus, ir out, a side :
                 std logic vector(7 DOWNTO 0);
   SIGNAL alu out, b side : std logic vector(7 DOWNTO 0);
  SIGNAL pc_out : std_logic_vector(5 DOWNTO 0);
    . . . . . . . . . . . . . .
END ARCHITECTURE;
```

Adding CPU Datapath Description

ARCHITECTURE structural OF datapath IS BEGIN IR : ENTITY WORK.IR(procedural) PORT MAP (dbus, ld ir, clk, ir out); PC : ENTITY WORK. PC (procedural) PORT MAP (ir out(5 DOWNTO 0), ld pc, inc pc, clr pc, clk, pc out); AC : ENTITY WORK.AC (procedural) PORT MAP (dbus, ld ac, clk, a side); ALU : ENTITY WORK.ALU(functional) PORT MAP (a side, b side, pass, add, alu out); b_side <= '0'&'0'&ir_out(5 DOWNTO 0);</pre> END ARCHITECTURE;

Adding CPU Datapath Description (Continued)

ARCHITECTURE structural OF datapath IS BEGIN

adr bus <= ir out (5 DOWNTO 0) WHEN ir on adr = '1' ELSE (OTHERS = 'Z'); adr bus <= pc out WHEN pc on adr = '1' ELSE (OTHERS => 'Z');dbus <= alu out WHEN alu on dbus = '1' ELSE (OTHERS => 'Z');data bus <= dbus WHEN dbus on data = '1' ELSE (OTHERS => 'Z');dbus <= data bus WHEN data on dbus = '1' ELSE (OTHERS => 'Z');op code <= ir out(7 DOWNTO 6);</pre> END ARCHITECTURE;

Adding CPU Datapath Description (Continued)

von Neumann **Computer Model Processor Model Processor and** Memory Model **Specification** Designing the **Design of Datapath Adding CPU** AddingCPU **Control Part Design VHDL** Description Data Components DataPath Description **Controller Description** The Complete Machine

```
ENTITY controller IS
   PORT (rst, clk : IN std logic;
         op_code : IN std_logic_vector(1 DOWNTO 0);
         rd mem, wr mem : OUT std logic;
        ir on adr, pc on adr : OUT std logic;
         dbus on data, data on dbus, ld ir : OUT std logic;
         ld_ac, ld_pc, inc_pc, clr_pc,pass : OUT std_logic;
         add, alu_on_dbus : OUT std_logic);
END ENTITY ;
___
ARCHITECTURE procedural OF controller IS
   TYPE state IS (Reset, Fetch, Decode, Execute);
   SIGNAL present state, next state : state;
BEGIN
END ARCHITECTURE;
```

Controller VHDL Code

```
ARCHITECTURE procedural OF controller IS
BEGIN
   PROCESS (clk) -- Sequential
   BEGIN
      IF clk = '1' AND clk'EVENT THEN
         IF rst = '1' THEN
            present state <= Reset;</pre>
         ELSE
            present state <= next state;</pre>
         END IF;
      END IF;
   END PROCESS;
   . . . . . . . . . . . . . . .
END ARCHITECTURE;
```

Controller VHDL Code (Continued)

PROCESS (present state, rst) --Combinational BEGIN rd mem <= '0'; wr mem <= '0'; ir on adr <= '0'; pc on adr <= '0'; dbus on data <= '0';</pre> data on dbus <= '0'; ld ir <= '0'; pass <= '0';</pre> ld_ac <= '0'; ld_pc <= '0'; inc_pc <= '0'; clr pc <= '0'; add <= '0'; alu on dbus <= '0'; CASE present state IS WHEN Reset => IF rst = '1' THEN next state <= Reset;</pre> ELSE next state <= Fetch;</pre> END IF; clr_pc <= '1';</pre>

Controller VHDL Code (Continued)

PROCESS (present_state, rst, op_code) --Combinational BEGIN



Controller VHDL Code (Continued)



Controller VHDL Code



Controller VHDL Code

The Complete Machine

| von Ne | umann |
|--------|-------|
| _ | |

Computer Model

Processor and Memory Model

Designing the Adding CPU

Control Part Design

Data Components

Controller Description

Processor Model Specification

Design of Datapath

AddingCPU VHDL Description

DataPath Description

The Complete Machine

The Complete Machine

```
ENTITY addingCPU IS
  PORT (reset, clk : IN std logic;
         adr bus : OUT std logic vector(5 DOWNTO 0);
         rd_mem, wr_mem : OUT std_logic;
         data bus : INOUT std logic vector(7 DOWNTO 0));
END ENTITY ;
___
ARCHITECTURE structural OF addingCPU IS
   SIGNAL ir on adr, pc on adr, dbus on data : std logic;
   SIGNAL data on dbus, ld ir, ld ac, ld pc : std logic;
   SIGNAL inc pc, clr pc : std logic;
   SIGNAL pass, add, alu on dbus : std logic;
   SIGNAL op_code : std_logic_vector(1 DOWNTO 0);
BEGIN
   . . . . . . . . . . . . . . .
END ARCHITECTURE;
```

AddingCPU Top-level Description

The Complete Machine

```
ARCHITECTURE structural OF addingCPU IS
BEGIN
   CU: ENTITY WORK.Controller
       PORT MAP (reset, clk, op code, rd mem,
                 wr mem, ir on adr, pc_on_adr,
                 dbus on data, data on dbus,
                 ld ir, ld ac, ld pc, inc pc,
                 clr pc, pass, add, alu on dbus );
  DP: ENTITY WORK.DataPath
       PORT MAP (ir on adr, pc on adr, dbus on data,
                 data on dbus, ld ir, ld ac, ld pc,
                 inc_pc, clr_pc, pass, add,
                 alu on dbus, clk, adr bus, op code,
                 data bus );
END ARCHITECTURE;
```

AddingCPU Top-level Description (Continued)

Summary

- This chapter presented VHDL code and descriptions for several hardware components.
- Emphasized on synthesizable cores
- Considered situations that a core model was to be for evaluation purposes only
- We discussed:
 - Individual stand-alone component descriptions
 - Design partitioning
 - Putting sub-components of a system together for formation of complete systems.

Acknowledgment

Slides developed by: Homa Alemzadeh Edited December 2017, by: Bahar Behazin Last edited April 2019, by: Saba Yousefzadeh