Chapter 7 VHDL Signal Model

VHDL Signal Model

- 7.1 Characterizing Hardware Languages7.1.1 Timing and Concurrency of Operations
- 7.2 Signal Assignments
 7.2.1 Inertial Delay Mechanism
 7.2.2 Transport Delay Mechanism
 7.2.3 Comparing Inertial and Transport
- 7.3 Concurrent and Sequential Assignments
 7.3.1 Concurrent Assignments
 7.3.2 Events and Transactions
 7.3.3 Delta Delay
 7.3.4 Sequential Placement of Transactions

VHDL Signal Model

- 7.4 Multiple Concurrent Drivers
 7.4.1 Resolving between Multiple Driving Values
 7.4.2 Resolutions with Guarded Assignments
 7.4.3 Resolving INOUT Signals
 7.4.4 Standard Resolution
- 7.5 Summary

Timing and Concurrency of Operations



Illustrating Timing and Concurrency

VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi

Sequential Modeling

- i := NOT s;
 j := a AND i;
 K := s AND b;
 W := j OR k;
- Modeling a Multiplexer with Sequential Statements

Concurrent Modeling

```
ENTITY mux IS
   PORT (a, b, s : IN BIT; w : OUT BIT);
END ENTITY;
____
ARCHITECTURE concurrent of mux IS
   SIGNAL i, j, k : BIT;
BEGIN
   i <= NOT s AFTER 4 NS;
   j <= a AND i AFTER 5 NS;
  k <= b AND s AFTER 5 NS;
  w <= j OR k AFTER 3 NS;
END ARCHITECTURE concurrent;
```

Modeling a Multiplexer with Concurrent Statements



Timing of Signals of Concurrent Description of previous Multiplexer

Signal Assignments



VHDL Description for the Demonstration of Delay Mechanisms

Inertial Delay Mechanism



The RC Delay is Best Represented by an Inertial Delay Mechanism

Comparing Inertial and Transport



Illustrating Differences between Delay Mechanisms in VHDL

VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi

Concurrent Assignments

Resolution Function





- A Transaction, from Creation to Expiration



- A Simple Description for Illustrating Events and Transactions



 Events and Transactions that Occur on Signals in previous slide : (a) The Resulting Timing Diagram Showing Transactions when they become Current;



 Events and Transactions that Occur on Signals in previous slide : (b) Transactions when they are Placed on Signals;



 Events and Transactions that Occur on Signals in previous slide : (c) Transactions as their Time Values Approach Zero to Become Current;



 Events and Transactions that Occur on Signals in previous slide : (d) Transactions from Creation to Expiration

```
ENTITY timing IS
    PORT (a, b : IN BIT; z, zbar : BUFFER BIT);
END ENTITY;
---
ARCHITECTURE delta of timing IS
BEGIN
    z_bar <= NOT z;
    z <= a AND b AFTER 10 NS;
END delta;</pre>
```

Demonstrating Need for Delta Delay

Sequential Wait Statements

```
ENTITY mux IS
   PORT (a, b, s : IN BIT; w : OUT BIT);
END ENTITY;
____
ARCHITECTURE concurrent of mux IS
   SIGNAL i, j, k : BIT;
BEGIN
   i <= NOT s;
   j <= a AND i;</pre>
   k \le b AND s;
   w <= j OR k AFTER 36 NS;
END ARCHITECTURE concurrent;
```

VHDL Description for Demonstrating the Delta Delay



VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi

ARCHITECTURE concurrent OF timing_demo IS
 SIGNAL a, b, c : BIT := `0';
BEGIN
 a <= `1';
 b <= NOT a;
 c <= NOT b;
END concurrent;</pre>

- Chain of Two Inverters, Delta Time, Transactions, and Concurrency





Timing Diagram for the *timing_demo* Description of previous slide



Oscillation in Zero Real Time. (a) Circuit to Model;



Oscillation in Zero Real Time. (b) VHDL Representation;



Sequential Placement of Transactions



Sequential Placement of Transactions in a Sequential Body of VHDL

Sequential Placement of Transactions



Sequential Placement of Transactions in a Concurrent Body of VHDL

Signal Drivers



Projected Output Waveform

Signal Drivers



Multiple Drivers of a Resolved Signal



case1: PROCESS BEGIN -- Transport, Before
w1 <= `1' AFTER 5 NS;
w1 <= TRANSPORT `0' AFTER 3 NS;
WAIT;
END PROCESS case1; -- Overwrites existing</pre>

Transport Delay, Before Existing Transactions



Transport Delay, Before Existing Transactions (continued)

VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi

case2: PROCESS BEGIN -- Transport, After
 w2 <= `1' AFTER 5 NS;
 w2 <= TRANSPORT `0' AFTER 8 NS;
 WAIT;
END PROCESS case2; -- Appends to existing</pre>

Transport Delay After Existing Transaction



Transport Delay After Existing Transaction

```
case3a: PROCESS BEGIN -- Inertial, Before
  w3a <= `1' AFTER 5 NS;
  w3a <= INERTIAL `0' AFTER 3 NS;
  WAIT;
END PROCESS case3a; -- Overwrites existing
--
case3b: PROCESS BEGIN -- Reject, Before
  w3b <= `1' AFTER 5 NS;
  w3b <= REJECT 3 NS INERTIAL `0' AFTER 3 NS;
  WAIT;
END PROCESS case3b; -- Overwrites existing</pre>
```

Inertial or Inertial with Reject, Before Existing



Inertial or Inertial with Reject, Before Existing (continued)

VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi



- Inertial or Inertial with Reject, Same Value Transaction After Existing



 Inertial or Inertial with Reject, Same Value Transaction After Existing (continued)



Inertial Delay, Different Value Transaction After Existing







Inertial Delay, Different Value Transaction After Existing (continued)

VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi



Inertial with Reject, Different Values, After Existing, Reject Occurs







Inertial with Reject, Different Values, After Existing, Reject Occurs

VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi



with Reject, Different Values, After Existing, Reject Doesn't Occur





 Inertial with Reject, Different Values, After Existing, Reject Doesn't Occur

Pulse Rejection



- Pulse Rejection in Inertial, Reject, and Transport Delay

VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi

Pulse Rejection



New, Pending, and Expired Transactions on the Targets of previous slide

Pulse Rejection



 New, Pending, and Expired Transactions on the Targets of previous slide (Continued)

Placing Waveform Elements

ARCHITECTURE delay OF example IS
 SIGNAL a, b, BIT := `0';
BEGIN
 a <= `1' AFTER 5 NS, `0' AFTER 10 NS, `1' AFTER 15 NS;
 b <= `0', a AFTER 3 NS;
END ARCHITECTURE delay;</pre>



Sequential Placement of Transactions by Concurrent Assignments

Resolving between Multiple Driving Values



Pass Transistor Based Multiplexer

Resolving between Multiple Driving Values

```
ENTITY multiplexer IS
   PORT (a, b, s : IN v41; w : OUT v41);
END ENTITY;
____
-- Does not compile
ARCHITECTURE wired OF multiplexer IS
   SIGNAL y : wiring v4l;
BEGIN
   T1: y \le a WHEN s = 0' ELSE 'Z';
   T2: y \le b WHEN s = 1' ELSE 'Z';
   w \leq y;
END ARCHITECTURE wired;
```

Multiplexer Circuit, Two Concurrent Assignments (Does Not Compile)

Resolving a Pair of Values

Resolving Every Pair of Values of v4/Type

Resolving Multiple Driving Values

FUNCTION wiring (drivers : v41_vector) RETURN v41 IS
VARIABLE accumulate : v41 := 'Z';
BEGIN
FOR i IN drivers'RANGE LOOP
 accumulate := wire (accumulate, drivers(i));
END LOOP;
RETURN accumulate;
END wiring;

• Wiring Resolution Function, an Array Version of *Wire*

Applying a Resolution Function

```
ARCHITECTURE wired OF multiplexer IS
   SIGNAL y : wiring v41;
BEGIN
   T1: y <= a WHEN s=`0' ELSE 'Z';
   T2: y <= b WHEN s=`1' ELSE 'Z';
   w <= y;
END ARCHITECTURE wired;</pre>
```

Working Architecture for Multiplexer

Resolution Package

Resolution Related Declarations

Resolution Package



Using Resolved Multi-bit Busses

A Resolution Package

```
PACKAGE VerilogLogic IS
FUNCTION oring ( drivers : v4l vector) RETURN v4l;
   SUBTYPE ored v4l IS oring v4l;
   TYPE ored v41 vector IS
                         ARRAY (NATURAL RANGE<>) OF ored v41;
   • • •
END PACKAGE VerilogLogic;
PACKAGE BODY VerilogLogic IS
   FUNCTION oring ( drivers : v4l vector) RETURN v4l IS
      VARIABLE accumulate : v41 := `0';
   BEGIN
      FOR i IN drivers'RANGE LOOP
         accumulate := accumulate OR drivers(i);
      END LOOP;
      RETURN accumulate;
   END oring;
   . . .
END PACKAGE BODY VerilogLogic;
```

Package Description for *Oring* Resolution Function

Relation to Sequential Transactions



Projected Output Waveforms of Resolution Function

Resolutions with Guarded Assignments

```
LIBRARY utilities;
USE utilities.VerilogLogic.ALL;
ENTITY selection lofn IS
  PORT (ins : IN wired v4l vector;
         sel : IN wired v4l vector;
         w : OUT wired v41);
END ENTITY;
___
ARCHITECTURE wired OF selection lofn IS
  SIGNAL y : wired v4l BUS;
BEGIN
  Mi: FOR i IN ins'RANGE GENERATE
      Ti: BLOCK (sel(i) = 1') BEGIN
         y <= GUARDED ins (i);</pre>
      END BLOCK Ti;
  END GENERATE Mi;
  w \leq y;
END ARCHITECTURE wired;
```

I-of-n Selection Logic Assign Guarded Assignments

Resolutions with Guarded Assignments



• NMOS Transistor Based Selection Logic

Resolutions with Guarded Assignments



Driver 2 Guarded Signal Assignments into Resolved Signals

> VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi



REGISTER Kind Resolved Signal



• NMOS Half-Register with Selection Logic

VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi

REGISTER Kind Resolved Signal

```
ARCHITECTURE wired_reg OF selection_lofn IS
   SIGNAL y : wired_v4l REGISTER;
BEGIN
   Mi: FOR i IN ins'RANGE GENERATE
      Ti: BLOCK (sel(i) = `1') BEGIN
            y <= GUARDED ins (i);
      END BLOCK Ti;
   END GENERATE Mi;
   w <= NOT y;
END ARCHITECTURE wired reg;</pre>
```

Using REGISTER Kind for Selection Logic with Half-Register

Comparing Disconnections



Last Disconnections. (a) BUS Kind; (b) REGISTER Kind; (c) no Kind

Resolving Right and Left Signals



Resolved Signals on Right- and Left-Hand Sides



Resolving INOUT Signals

ENTITY one(a : IN v41; x: INOUT v41)... ENTITY two(b : IN v41; y: INOUT v41)... ENTITY three IS END three;

ARCHITECTURE connecting OF three IS SIGNAL w: oring v41;

c1: ENTITY WORK.one PORT MAP(a, w); c2: ENTITY WORK.two PORT MAP(b, w); END connecting;

(a)

Entity one x y Entity two

(b)

Connecting INOUT Ports Require Resolved Signals. (a) VHDL Code;
 (b) Graphical Notation

VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi

Summary

What we covered in this chapter were

- discuss sequential and concurrent assignments of values to signals
- took a limited look of a single driver and only discussed how sequential transactions affect a signal driver
- showed how multiple driving values interact for resolving a value for a signal with multiple concurrent drivers
- topics of sequential placement of transactions and resolution functions

Acknowledgment

Slides developed by: Nadereh Hatami Last edited April 2019, by: Saba Yousefzadeh