Chapter 5 Sequential Constructs for RT Level Descriptions

VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi, 2007

Sequential Constructs for RT Level Descriptions

5.1 Process Statement

5.1.1 Declarative Part of a Process

5.1.2 Statement Part of a Process

5.1.3 Process Sensitivity List

5.1.4 Postponed Processes

5.1.5 Passive Processes

5.2 Sequential Wait Statements

5.3 VHDL Subprograms

5.3.1 Function Definition

5.3.2 Procedure Definition

5.3.3 Language Aspects of Subprograms

5.3.4 Nesting Subprograms

Sequential Constructs for RT Level Descriptions

- 5.4 VHDL Library Structure5.4.1 Creating Libraries5.4.2 Using Libraries
- 5.5 Packaging Utilities and Components5.5.1 A Package of Utilities5.5.2 A Package of Components
- 5.6 Sequential Statements
 5.6.1 If Statement
 5.6.2 Loop Statement
 5.6.3 Case Statement
 5.6.4 Assertion Statement
- 5.7 Summary

٣

Sequential Statements



Process Statements



Process Statements



A Process Statement Block Diagram

Statement Part of a Process

label:	PROCESS	
	Declarations	
		process
	Repeats Forever, In Zero Time, Unless Suspended	s_statement
END PR	OCESS label;	

- A Process Runs in Zero Time, Repeats Forever, Unless Suspended

VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi, 2007

Statement Part of a Process



Zero Distance Signal Assignments

Statement Part of a Process

```
ARCHITECTURE data_availability_demo OF partial_process
IS
      SIGNAL x : BIT :='0';
BEGIN
   PROCESS BEGIN
       . . .
      <u>x <= '1';</u>
      IF x = '1' THEN
         Perform_action_1
      ELSE
         Perform_action_2
      END IF;
       • • •
   END PROCESS;
END data availability demo;
```

Partial Code for Demonstrating Delay in Assignment of Values to Signals

```
ENTITY multiplexer IS
    PORT (a, b, s : IN BIT; w : OUT BIT);
END ENTITY;
---
ARCHITECTURE processing OF multiplexer IS
BEGIN
    com: PROCESS (a, b, s) BEGIN
    IF s='0' THEN w <= a AFTER 1.4 NS;
    ELSE w <= b AFTER 1.5 NS;
    END IF;
END PROCESS com;
END ARCHITECTURE processing;
```

Multiplexer Described Using a Process with Sensitivity List

```
ENTITY flipflop IS
   PORT (reset, din, clk : IN BIT; qout : OUT BIT);
END ENTITY;
ARCHITECTURE synch process OF flipflop IS BEGIN
   reg: PROCESS (clk) BEGIN
      IF (clk = '1') THEN
         IF reset = '1' THEN qout <= '0';
         ELSE qout <= din;</pre>
         END IF;
      END IF;
   END PROCESS reg;
END ARCHITECTURE synch process;
```

flipflop Using Process with Sensitivity List



Syntax of Process with Sensitivity List

```
ARCHITECTURE asynch_process OF flipflop IS
BEGIN
reg: PROCESS (clk, reset) BEGIN
IF reset = '1' THEN
qout <= '0' AFTER 1.2 NS;
ELSIF (clk = '1' AND clk'EVENT) THEN
qout <= din AFTER 1.3 NS;
END IF;
END PROCESS reg;
END ARCHITECTURE asynch process;</pre>
```

Process Statement Implementing Asynchronous Control

Postponed Processes



Activation of a Postponed Process List

Passive Processes

```
ENTITY flipflop IS
   PORT (reset, din, clk : IN BIT; qout : OUT BIT);
BEGIN
   timing: PROCESS (clk, reset, din)
      VARIABLE t clk1, t clk0 : TIME := 0 NS;
     VARIABLE t clkon, t clkoff : TIME := 0 NS;
   BEGIN
      IF clk'EVENT THEN
         IF clk = '1' THEN --rising edge
            t clk1 := NOW;
            t clkoff := t clk1 - t clk0;
                           --faling edge
         ELSE
            t clk0 := NOW;
           t clkon := t clk0 - t clk1;
         END IF;
      END IF;
      IF t clkon /= t clkoff THEN
         REPORT "Not 50% duty cycle: On:"
                & TIME 'IMAGE (t clkon) & "Off:"
                & TIME'IMAGE(t clkoff);
      END IF;
      IF clk = '1' AND din'EVENT THEN
         REPORT "The din input changed while clk was '1'";
      END IF;
   END PROCESS timing;
END ENTITY;
```

Process Statements



Sequential Wait Statements

WAIT FOR waiting_time; WAIT ON waiting_sensitivity_list; WAIT UNTIL waiting_condition; WAIT FOR 0 any_time_unit; WAIT;

Sequential Wait Statements



Process with WAIT

Sequential Wait Statements

```
ARCHITECTURE synch waituntil OF flipflop IS
BEGIN
   reg: PROCESS
   BEGIN
      IF reset = '1' THEN
         qout \leq '0' AFTER 1.2 NS;
      ELSE
         qout <= din AFTER 1.3 NS;</pre>
      END IF;
      WAIT FOR 1.5 NS;
      WAIT UNTIL clk = '1';
   END PROCESS reg;
END ARCHITECTURE synch waituntil;
```

Multiple WAIT Statements

Process Statements



Function Definition

```
FUNCTION mux
   (databits : BIT_VECTOR; sel : BIT_VECTOR)
RETURN BIT IS
   VARIABLE selint : INTEGER := 0;
BEGIN
   FOR i IN sel'LENGTH - 1 DOWNTO 0 LOOP
        IF sel (i) = '1' THEN
            selint := selint + 2**i;
        END IF;
   END LOOP;
   RETURN databits (selint);
```

A Simple Function Definition

Function Definition

FUNCTION		
mux	designator در در ا	
(databits : BIT_VECTOR; sel : BIT_VECTOR)	formal_parameter_list	
RETURN	zatio	
BIT	type_mark ¬¬¬	
IS	_	
VARIABLE selint : INTEGER := 0;	subprogram_declarative_part	S
BEGIN	_	lbpr
FOR i IN sel'LENGTH - 1 DOWNTO 0 LOOP		ogra
IF sel (i) = '1'		m
THEN selint := selint + 2**i;	sequential_	body
END IF;		
END LOOP;		
RETURN		
databits (selint) — expression { rei	turn_ sequential	
;		
END FUNCTION mux;)	

Function Syntax Details

Function Definition

ARCHITECTURE functional OF multiplexer IS
FUNCTION mux (databits : BIT_VECTOR;
END FUNCTION mux;
SIGNAL SEL : BIT_VECTOR (0 DOWNTO 0);
BEGIN
sel(0) <= s;
$w \leq mux ((a,b), sel)$ AFTER 8 NS;
END ARCHITECTURE functional;

• Calling a Function

Procedure Definition

```
PROCEDURE consecutive data
   (SIGNAL target : OUT BIT_VECTOR;
    CONSTANT ti : TIME; CONSTANT n : INTEGER)
IS
   VARIABLE data : BIT VECTOR (target'RANGE);
   VARIABLE sum, carry : BIT;
BEGIN
   FOR i IN 1 TO n LOOP
      carry := '1';
      FOR j IN data'REVERSE RANGE LOOP
         sum := data (j) XOR carry;
         carry := data (j) AND carry;
         data (j) := sum;
      END LOOP;
      target <= TRANSPORT data AFTER ti * i;</pre>
   END LOOP;
END PROCEDURE consecutive data;
```

Concurrent Procedure Calls

```
ARCHITECTURE procedural OF multiplexer8 tester IS
   PROCEDURE consecutive data
      (SIGNAL target : OUT BIT VECTOR;
       CONSTANT ti : TIME; CONSTANT n : INTEGER)
  IS
      . .
  END PROCEDURE consecutive data;
  SIGNAL a, b, w2 : BIT_VECTOR (7 DOWNTO 0);
  SIGNAL s : BIT;
  SIGNAL sel : BIT VECTOR (0 TO 0);
BEGIN
  UUT2: ENTITY WORK.multiplexer8 (direct)
         PORT MAP (a, b, s, w2);
   consecutive data (a, 123 NS, 6);
   consecutive data (b, 79 NS, 6);
   consecutive data (sel, 119 NS, 8);
   s \le sel(0);
END ARCHITECTURE procedural;
```

Procedure Definition

```
PROCEDURE onehot data
   (SIGNAL target : OUT BIT_VECTOR;
    CONSTANT ti : TIME; CONSTANT n : INTEGER)
IS
   VARIABLE data : BIT_VECTOR (target'RANGE);
   VARIABLE i : INTEGER := 0;
BEGIN
   data (0) := '1';
   WHILE i < n LOOP
      data := data ROR 1;
      target <= TRANSPORT data AFTER ti * i;</pre>
      i := i + 1;
   END LOOP;
END PROCEDURE onehot data;
```

Using While Loop

Language Aspects of Subprograms

PROCEDURE consecutive_data		
(
SIGNAL target : OUT BIT_VECTOR;	formalsubprogram	
CONSTANT ti : TIME; CONSTANT n : INTEGER	parameter_list	
)		
IS	-	۶
VARIABLE data : BIT_VECTOR (target'RANGE);	subprogram	uppr
VARIABLE sum, carry : BIT;	declarative_part	> ogra
BEGIN	-	
FOR i IN 1 TO n LOOP		oody
•	-	
•	sequential	
•		
END LOOP;		
END PROCEDURE consecutive_data;)	,

Details of a Subprogram Body

```
FUNCTION int (invec : BIT_VECTOR) RETURN INTEGER IS
   VARIABLE tmp : INTEGER := 0;
BEGIN
   FOR i IN invec'LENGTH - 1 DOWNTO 0 LOOP
      IF invec (i) = '1' THEN
         tmp := tmp + 2**i;
      END IF;
   END LOOP;
   RETURN tmp;
END FUNCTION int;
FUNCTION mux (databits : BIT VECTOR; sel : BIT VECTOR)
RETURN BIT IS
BEGIN
   RETURN databits (int(sel));
END FUNCTION mux;
```

Using a Function in Another

```
PROCEDURE inc (VARIABLE invec : INOUT BIT VECTOR) IS
   VARIABLE sum, carry : BIT;
BEGIN
   carry := '1';
   FOR j IN invec'REVERSE RANGE LOOP
      sum := invec (j) XOR carry;
      carry := invec (j) AND carry;
      invec (j) := sum;
   END LOOP;
END PROCEDURE inc;
___
PROCEDURE consecutive data
   (SIGNAL target : OUT BIT VECTOR;
    CONSTANT ti : TIME; CONSTANT n : INTEGER) IS
    VARIABLE data : BIT VECTOR (target'RANGE);
BEGIN
   FOR i IN 1 TO n LOOP
      inc (data);
      target <= TRANSPORT data AFTER ti * i;</pre>
   END LOOP;
END PROCEDURE consecutive data;
```

```
FUNCTION dcd (bin : BIT_VECTOR) RETURN BIT_VECTOR IS
    VARIABLE tmp : BIT_VECTOR(0 TO 2**bin'LENGTH - 1);
BEGIN
    tmp := (OTHERS => '0');
    tmp (int(bin)) := '1';
    RETURN tmp;
END FUNCTION dcd;
```

Using *int* Function

```
ENTITY decoder IS
    PORT (bin_in : IN BIT_VECTOR; en : IN BIT;
        dcd_ou : OUT BIT_VECTOR);
END ENTITY decoder;
---
ARCHITECTURE functional OF decoder IS
BEGIN
    dcd_ou <= dcd (bin_in) WHEN en = '1'
        ELSE (OTHERS => '0');
END ARCHITECTURE functional;
```

Using dcd Function in a Concurrent Statement

Process Statements



A Package of Utilities



An Example Package Declaration

Subprogram Definition in Package Body

```
PACKAGE BODY BasicUtilities IS
FUNCTION int : see Figure 4.37
FUNCTION mux : see Figure 4.31
FUNCTION bin (inint, size : INTEGER) RETURN BIT VECTOR IS
  VARIABLE tmpi : INTEGER := inint;
   VARIABLE tmpb : BIT VECTOR (size - 1 DOWNTO 0);
BEGIN
   tmpb := (OTHERS => '0');
   FOR i IN 0 TO size - 1 LOOP
      IF ((\text{tmpi MOD } 2) = 1) THEN
         tmpb(i) := '1';
      END IF;
      tmpi := tmpi / 2;
   END LOOP;
   RETURN tmpb;
END FUNCTION bin;
     PROCEDURE inc: see Figure 5.21
___
     PROCEDURE consecutive data: see Figure 5.21
____
END PACKAGE BODY BasicUtilities;
```

A Package of Utilities

PACKAGE BasicUtilities IS	-		
			pack
FUNCTION mux		nackage	age
(databits : BIT_VECTOR; sel : BIT_VECTOR)	subprogram_ declaration	>declarative_	ھ' ح
RETURN BIT;		part	clar
· · ·	-		atior
END PACKAGE BasicUtilities;	-)) _
PACKAGE BODY BasicUtilities IS			、 、
		`	
FUNCTION mux			
(databits : BIT_VECTOR; sel : BIT_VECTOR)		naskaga	pa
RETURN BIT IS	subprogram	body	cka
BEGIN	body	<pre>declarative_</pre>	
RETURN databits (int(sel));		part	oody
END FUNCTION mux;			
END PACKAGE BODY BasicUtilities;			,

Package Declaration and Body Syntax

```
LIBRARY utilities;
USE utilities.BasicUtilities.ALL;
ENTITY alu4function IS
    PORT (ai, bi : IN BIT_VECTOR;
        mode : IN BIT_VECTOR (1 DOWNTO 0);
        aluout : OUT BIT_VECTOR);
END ENTITY;
```

A Design Unit Compiled in our *GenericParts* Library (continued)

```
ARCHITECTURE customizable OF alu4function IS
   CONSTANT size : INTEGER := ai'LENGTH;
BEGIN
   PROCESS (ai, bi, mode) BEGIN
      CASE BIT VECTOR (mode) IS
         WHEN "00" =>
             aluout <= bin(int(ai) + int(bi), size);</pre>
         WHEN "01" =>
             aluout <= bin(int(ai) - int(bi), size);</pre>
         WHEN "10" =>
             aluout <= ai AND bi;
         WHEN "11" =>
             aluout <= ai OR bi;
         WHEN OTHERS =>
             aluout <= bin(0, size);</pre>
      END CASE;
   END PROCESS;
END ARCHITECTURE customizable;
```

A Design Unit Compiled in our GenericParts Library

```
LIBRARY utilities;
USE utilities.BasicUtilities.ALL;
ENTITY dregister IS
   PORT (rst, clk : IN BIT; regin : IN BIT VECTOR;
         regout : OUT BIT VECTOR);
END ENTITY;
___
ARCHITECTURE synchronous OF dregister IS
   CONSTANT size : INTEGER := regin 'LENGTH;
BEGIN
   reg: PROCESS (clk) BEGIN
      IF (clk = '1') THEN
         IF rst = '1' THEN regout <= bin (0, size);
         ELSE regout <= regin;</pre>
         END IF;
      END IF;
   END PROCESS reg;
END ARCHITECTURE synchronous;
```

D-Register Compiled in GenericParts

```
PACKAGE GenericParts IS
  COMPONENT dec n PORT
      (bin in : IN BIT VECTOR; en : IN BIT;
      dcd ou : OUT BIT VECTOR);
  END COMPONENT;
  COMPONENT alu n PORT
      (ai, bi : IN BIT VECTOR;
      mode : IN BIT VECTOR (1 DOWNTO 0);
      aluout : OUT BIT VECTOR);
  END COMPONENT;
  COMPONENT mux n PORT
      (ins : IN BIT VECTOR;
      s : IN BIT VECTOR; w : OUT BIT);
  END COMPONENT;
  COMPONENT ssd f PORT
      (bcd : IN BIT VECTOR (3 DOWNTO 0);
      display : OUT BIT VECTOR (1 TO 7));
  END COMPONENT;
  COMPONENT dreg n PORT
      (rst, clk : IN BIT; regin : IN BIT VECTOR;
      regout : OUT BIT VECTOR);
  END COMPONENT;
END PACKAGE GenericParts;
```

VHDL: Modular Design and Synthesis of Cores and Systems Copyright Z. Navabi, 2007

```
LIBRARY utilities;
                                                   -- Line 1
USE utilities.BasicUtilities.ALL;
                                                   -- Line 2
                                                   -- Line 3
LIBRARY components;
                                                   -- Line 4
USE components.GenericParts.ALL;
                                                   -- Line 5
USE components.ALL;
ENTITY alu n tester IS END ENTITY;
___
ARCHITECTURE timed OF alu n tester IS
   SIGNAL m : BIT VECTOR (1 DOWNTO 0) := "00";
   SIGNAL li,ri,ao : BIT VECTOR (7 DOWNTO 0) := "00000100";
   FOR UUT1 : alu n USE ENTITY
      components.alu4function (customizable);
BEGIN
   UUT1: alu n PORT MAP (li, ri, m, ao);
   consecutive data (m, 123 NS, 13);
   consecutive data (1i, 223 NS, 9);
   consecutive data (ri, 257 NS, 9);
END ARCHITECTURE timed;
```

Using Components and their Declarations

Process Statements



If Statement

IF		
s='0'	condition	
THEN	-	_ ≕
w <= a AFTER 1.4 NS;	signalsequence_of statements	_state
ELSE		me
w <= b AFTER 1.5 NS;	signalsequence_of assignment statements	nt
END IF;		

Simple if Statement Syntax

Loop Statement



Loop Statement with a FOR Iteration Scheme

March 2019

Loop Statement



Partial Code for Demonstrating Exiting from a Potentially Infinite Loop

Loop Statement

```
loop_1 : FOR i IN 5 TO 25 LOOP
   sequential statement 1;
   sequential statement 2;
   loop 2 : WHILE j <= 90 LOOP
      sequential statement 3;
      sequential statement 4;
      NEXT loop 1 WHEN condition 1;
      sequential statement 5;
      sequential statement 6;
  END LOOP loop 2;
END LOOP loop 1; END LOOP long runing;
```

Partial Code for Demonstrating Conditional Next Statements in a Loop

Case Statement

CASE		
BIT_VECTOR (mode)	expression	
IS	-	
WHEN		
"00"	case_	
=>	statement_	
aluout <= bin(int(ai) +		
int(bi), size);		8
WHEN "01" =>	case statement alternative	l
		Stat
WHEN "10" =>	case statement alternative	eme
· · ·		l t
WHEN "11" =>	case statement alternative	
WHEN		
OTHERS	case statement alternative	
=>		
aluout <= bin(0, size);)	
END CASE;		

Syntax Details of Case Statement

Assertion Statement

general format :

ASSERT assertion_condition REPORT "reporting_message" SEVERITY severity level;

Assertion Statement

```
ARCHITECTURE sync timed OF dregister IS
   CONSTANT size : INTEGER := regin'LENGTH;
BEGIN
   reg: PROCESS (clk)
      VARIABLE last edge, duration : TIME := 0 NS;
   BEGIN
      duration := NOW - last edge;
      last edge := NOW;
      ASSERT NOT (duration < 3 NS)
         REPORT "Clock Width Too Short"
         SEVERITY NOTE;
      IF (clk = '1') THEN
         IF rst = '1' THEN regout <= bin (0, size);</pre>
         ELSE regout <= regin;</pre>
         END IF;
      END IF;
   END PROCESS reg;
END ARCHITECTURE sync timed;
```

Architecture for Dregister Using Sequential ASSERT

Summary

- The focus of this chapter was on description of hardware using sequential statements
- A sequential statement offers a convenient way of describing behavior of a hardware component.
- VHDL bodies for inclusion of sequential statements are process statements
 - subprograms.

Following subjects were discussed in this chapter

Details of these constructs and various forms of their utilizations
 VHDL library structures and packages

how packages can be used for inclusion of subprograms and component declarations was also showed.

Acknowledgment

Slides developed by: Nadereh Hatami