

# Chapter 3

RT Level Modeling with C++

Zainalabedin Navabi

Slides prepared by: Hanieh Hashemi

© 2015-2018, Zainalabedin Navabi - RTL Modeling with C++

# RT Level Modeling with C/C++

## ④ RTL Principles

- Elements of datapath
- Elements of control unit

## ⑤ Bus Communications

## ⑥ Utility functions

## ⑦ Bus operations

- Array Attributes
- Logical Operations
- Adding Operations
- Relational Operations
- IO Operations

## ⑧ Basic Elements of RTL

- Combinational Elements
- Registers and Counters
  - Functional register
  - dRegister
  - dRegisterE
  - dRegisterRaE
  - upCounter
  - upCounterRaE

## • Memory Structure

- Controller FSM
- Controller 11011

## ⑨ RTL design example 1: LRU

- LRU structure
- LRU Modeling
  - Controller
  - Ordered instantiation

## ⑩ RTL design example 2: Exponential Circuit

- Exponential Circuit Datapath
- Exponential Circuit Controller

# RT Level Modeling with C/C++

## ④ RTL Principles

- Elements of datapath
- Elements of control unit

## ⑤ Bus Communications

### ⑥ Utility functions

### ⑦ Bus operations

- Array Attributes
- Logical Operations
- Adding Operations
- Relational Operations
- IO Operations

## ⑧ Basic Elements of RTL

- Combinational Elements
- Registers and Counters
  - Functional register
  - dRegister
  - dRegisterE
  - dRegisterRaE
  - upCounter
  - upCounterRaE

## • Memory Structure

- Controller FSM
- Controller 11011

## ⑨ RTL design example 1: LRU



- LRU structure
- LRU Modeling
  - Controller
  - Ordered instantiation

## ⑩ RTL design example 2: Exponential Circuit

- Exponential Circuit Datapath
- Exponential Circuit Controller

# RTL Principles

Elements of an RT level component




# Elements of Datapath

- Combinational Components
  - Adders
  - Comparators
  - Multiplexers
  - ALUs

Comprator

- Logical Operations
  - Vector based
  - Scalar operations
  - Mixed



# Elements of Datapath


- RTL internal buses
  - Unconstrained
  - Represent multi-value logic system

- Sequential component
  - Registers
  - Registers with some functionality
  - Register files

UpCounter

CLK

Rst  
CounterEn





# Elements of Control Unit

- One or more state machines
  - Huffman style

Inputs from datapath  
or external

Control signals



# RT Level Modeling with C/C++

## ④ RTL Principles

- Elements of datapath
- Elements of control unit

## ⑤ Bus Communications

### ⑥ Utility functions

### ⑦ Bus operations

- Array Attributes
- Logical Operations
- Adding Operations
- Relational Operations
- IO Operations

## ⑧ Basic Elements of RTL

- Combinational Elements
- Registers and Counters
  - Functional register
  - dRegister
  - dRegisterE
  - dRegisterRaE
  - upCounter
  - upCounterRaE

## • Memory Structure

- Controller FSM
- Controller 11011

## ⑨ RTL design example: LRU

- LRU structure
- LRU Modeling
  - Controller
  - Ordered instantiation


## ⑩ RTL design example 2: Exponential Circuit

- Exponential Circuit Datapath
- Exponential Circuit Controller

# Bus Communications

As design abstraction approaches ESL, Role of communication become more pronounced in the design and hardware description

In order to have consistent set of communication lines between datapath and controller, the same type of bus should be used for both



# Bus Communications

- Bus owns data
- Components look up for data
- Operators are overloaded

$$\text{Abus} = \text{Rbus} + \text{Bbus}$$
$$\text{Abus} = \text{Rbus} \& \text{Bbus}$$
$$\text{Abus} = \text{Rbus} \mid \text{Bbus}$$

# Bus Communications

```
#include <iostream>
#include "utilityFunctions.h"
#include <string>
using namespace std;

#define MIN(a,b) ((a<b)?a:b);
#define MAX(a,b) ((a>b)?a:b);

class bus{
    string v;
public:
    bus() { v.resize(1, 'X'); }
    bus(int SIZE) { v.resize(SIZE, 'X'); }
    bus(int SIZE, char c) { v.resize(SIZE, c); }
    bus(const string& s) { v = s; }
    bus(const char* c) { v = c; }
    bus(const bus& a) { v = a.v; } // Copy constructor for =
    bus range(int i1, int i2){ ... }
    bus at(int i){ ... }
    char operator[](int i) const{ ... }
    char& operator[](int i){ ... }
    int length(){ ... }
    void fill(char c){ ... }
    friend bus operator& (bus a, bus b){ ... }
    friend bus operator| (bus a, bus b){ ... }
    friend bus operator^ (bus a, bus b){ ... }
    friend bus operator~ (bus a){ ... }
};


100 %
```

classVectorPrimitives.h

String member variable  
for its logical data

Bus-arrays for multi-bit  
datapath buses and  
control unit vector while  
1-bit buses for Controller  
signals, one-bit datapath  
signal and control unit  
internal wires.

# Bus Communications



RTL Description (Global Scope)

```
#include <iostream>
#include "utilityFunctions.h"
#include <string>
using namespace std;

#define MIN(a,b) ((a<b)?a:b);
#define MAX(a,b) ((a>b)?a:b);

class bus{
    string v;
public:
    bus() { v.resize(1, 'X'); }
    bus(int SIZE) { v.resize(SIZE, 'X'); }
    bus(int SIZE, char c) { v.resize(SIZE, c); }
    bus(const string& s) { v = s; }
    bus(const char* c) { v = c; }
    bus(const bus& a) { v = a.v; } // Copy constructor for =
    bus range(int i1, int i2){ ... }
    bus at(int i){ ... }
    char operator[](int i) const{ ... }
    char& operator[](int i){ ... }
    int length(){ ... }
    void fill(char c){ ... }
    friend bus operator& (bus a, bus b){ ... }
    friend bus operator| (bus a, bus b){ ... }
    friend bus operator^ (bus a, bus b){ ... }
    friend bus operator~ (bus a){ ... }
}
```

classVectorPrimitives.h

th

is given as  
parameter

Used  
in a  
char

# RT Level Modeling with C/C++

## ④ RTL Principles

- Elements of datapath
- Elements of control unit

## ⑤ Bus Communications

### ⑥ Utility functions

### ⑦ Bus operations

- Array Attributes
- Logical Operations
- Adding Operations
- Relational Operations
- IO Operations

## ⑧ Basic Elements of RTL

- Combinational Elements
- Registers and Counters
  - Functional register
  - dRegister
  - dRegisterE
  - dRegisterRaE
  - upCounter
  - upCounterRaE

## • Memory Structure

- Controller FSM
- Controller 11011


## ⑨ RTL design example: LRU

- LRU structure
- LRU Modeling
  - Controller
  - Ordered instantiation

## ⑩ RTL design example 2: Exponential Circuit

- Exponential Circuit Datapath
- Exponential Circuit Controller

# Utility Functions



The screenshot shows a code editor window with several tabs at the top: classVectorPrimitives.h, classVectorFunctions.h, classVectorPrimitives.cpp, and utilityFunctions.h. The utilityFunctions.h tab is active. The code in the editor is:

```
1 char and(char a, char b);
2 char or(char a, char b);
3 char not(char a);
4 char tri(char a, char c);
5 char resolve(char a, char c);
6 char xor(char a, char b);
7
8 void fullAdder(char a, char b, char ci, char& co, char& sum);
```

utilityFunctions.h

The bus class we use for our interconnection uses string variable.

Why char?

1. Char Is the best for representation of various logic values
2. Compatibility with c++ string class  
Shortcoming?  
Lack of logical operation

# Utility Functions

```
classVectorPrimitives.cpp classVectorFunctions.h classVectorPrimitives.h* utilityFunctions.cpp X
RTL Description (Global Scope)

1 char and(char a, char b)
2 {
3     if ((a == '0') || (b == '0')) return '0';
4     else if ((a == '1') && (b == '1')) return '1';
5     else return 'X';
6 }

7
8 char or(char a, char b) { ... }
14
15 char not(char a) { ... }
21
22 char tri(char a, char c)
23 {
24     if (c == '1') return a;
25     else return 'Z';
26 }

27
28 char resolve(char a, char b)
29 {
30     if (a == 'Z' || a == b) return b;
31     else if (b == 'Z') return a;
32     else return 'X';
33 }

34
35 char xor(char a, char b) { ... }

41
42 void fullAdder(char a, char b, char ci, char & co, char & sum)
43 {
44     char axb, ab, abc;
45
46     axb = xor(a, b);
47     ab = and(a, b);
48     abc = and(axb, ci);
49     co = or(ab, abc);
50     sum = xor(axb, ci);
51 }

52
```

utilityFunctions.cpp

Full adder  
implementation using  
primitives

# RT Level Modeling with C/C++

## ④ RTL Principles

- Elements of datapath
- Elements of control unit

## ⑤ Bus Communications

### ⑥ Utility functions

### ⑦ Bus operations

- Array Attributes
- Logical Operations
- Adding Operations
- Relational Operations
- IO Operations

## ⑧ Basic Elements of RTL

- Combinational Elements
- Registers and Counters
  - Functional register
  - dRegister
  - dRegisterE
  - dRegisterRaE
  - upCounter
  - upCounterRaE

## • Memory Structure

- Controller FSM
- Controller 11011

## ⑨ RTL design example: LRU

- LRU structure
- LRU Modeling
  - Controller
  - Ordered instantiation

## ⑩ RTL design example 2: Exponential Circuit

- Exponential Circuit Datapath
- Exponential Circuit Controller

# Array Attributes


Bus slicing

```
classVectorPrimitives.h  X  classVectorFunctions.h  utilityFunctions.h  utilityFunctions.cpp
RTL Description  (Global Scope)
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
100 %
```

bus range(int i1, int i2)  
{  
 int left = MAX(i1, i2);  
 int rite = MIN(i1, i2);  
 bus slice(left-rite, 'X');  
 int vSize = v.length();  
 slice.v = v.substr(vSize - left, vSize - rite);  
 return slice;  
}  
  
bus at(int i)  
{  
 bus bit(1, 'X');  
 int vSize = v.length();  
 bit.v = v.at(vSize - 1 - i);  
 return bit;  
}  
  
char operator[](int i) const { ... }  
  
char& operator[](int i) { ... }  
  
int length() { ... }  
  
void fill(char c) { ... }  
  
friend bus operator& (bus a, bus b) { ... }  
  
friend bus operator| (bus a, bus b) { ... }  
  
friend bus operator^ (bus a, bus b) { ... }  
  
friend bus operator~ (bus a) { ... }  
  
friend bus operator+ (const bus a, const bus b)  
{  
 int aSize = a.v.length();  
}

classVectorPrimitives.h

String uses 0 for its left character but range takes the larger index for left character



# Array Attributes

```
classVectorPrimitives.h  X classVectorFunctions.h      utilityFunctions.h      utilityFunctions.cpp
RTL Description          (Global Scope)
19  bus range(int i1, int i2)
20  {
21      int left = MAX(i1, i2);
22      int rite = MIN(i1, i2);
23      bus slice(left-rite, 'X');
24      int vSize = v.length();
25      slice.v = v.substr(vSize - left, vSize - rite);
26      return slice;
27  }
28
29  bus at(int i)
30  {
31      bus bit(1, 'X');
32      int vSize = v.length();
33      bit.v = v.at(vSize -1 - i);
34      return bit;
35  }
36
37  char operator[](int i) const { ... }
38
39  char& operator[](int i) { ... }
40
41  int length() { ... }
42
43  void fill(char c) { ... }
44
45  friend bus operator& (bus a, bus b) { ... }
46
47  friend bus operator| (bus a, bus b) { ... }
48
49  friend bus operator^ (bus a, bus b) { ... }
50
51  friend bus operator~ (bus a) { ... }
52
53
54
55  friend bus operator+ (const bus a, const bus b)
56  {
57      int aSize = a.v.length();
```

classVectorPrimitives.h

Bus indexing

# Array Attributes

```
classVectorPrimitives.cpp classVectorFunctions.h classVectorPrimitives.h* utilityFunctions.cpp
RTL Description bus range(int i1, int i2)

28 bus at(int i){ ... }
29
36 char operator[](int i) const {
37     return v[v.length()-i-1];
38 }
39
40 char& operator[](int i) {
41     return v[v.length()-i-1];
42 }
43
44 int length(){ ... }
45
46 void fill(char c){ ... }
47
48 friend bus operator& (bus a, bus b){ ... }
49
50 friend bus operator| (bus a, bus b){ ... }
51
52 friend bus operator^ (bus a, bus b){ ... }
53
54 friend bus operator~ (bus a){ ... }
55
56 friend bus operator+ (const bus a, const bus b){ ... }
57
58 friend bus operator, (bus a, bus b){ ... }
59
60 friend bool operator== (bus a, const bus b){ ... }
61
62 friend bool operator> (bus a, const bus b){ ... }
63
64 friend bool operator< (bus a, const bus b){ ... }
65
66 bool operator&& (bus b){ ... }
67
68 bool operator|| (bus b){ ... }


100 %
```

It returns char type  
instead of bus type in at()

Bracket overloading for  
using indexing on the left  
hand side

classVectorPrimitives.h

# Array Attributes



The image shows a software interface with multiple tabs at the top: `classVectorPrimitives.h`, `classVectorFunctions.h`, `utilityFunctions.h`, and `utilityFunctions.cpp`. The `classVectorPrimitives.h` tab is active, displaying C++ code for vector primitives. A yellow callout box highlights the `classVectorPrimitives.h` tab with the text "classVectorPrimitives.h". A blue callout box highlights the `length()` method implementation with the text "Fill the bus with its character argument".

```
28 bus at(int i){ ... }
29
36 char operator[](int i) const{ ... }
37
40 char& operator[](int i){ ... }
41
44 int length()
45 {
46     return v.length();
47 }
48
49 void fill(char c)
50 {
51     v.assign(v.length(), c);
52 }
53
54
55 friend bus operator& (bus a, bus b){ ... }
56
57 friend bus operator| (bus a, bus b){ ... }
58
59 friend bus operator^ (bus a, bus b){ ... }
60
61 friend bus operator~ (bus a){ ... }
62
63
64 friend bus operator+ (const bus a, const bus b){ ... }
65
66 friend bus operator, (bus a, bus b){ ... }
67
68 friend bool operator== (bus a, const bus b){ ... }
69
70 friend bool operator> (bus a, const bus b){ ... }
71
72 friend bool operator< (bus a, const bus b){ ... }
73
74
75 friend ostream& operator<<(ostream& out, const bus a){ ... }
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
```

# Logical Operations

Declared as  
friends inside  
the bus class

```
friend bus operator~ (bus a) { ... }  
friend bus operator+ (const bus a, const bus b) { ... }  
friend bus operator, (bus a, bus b) { ... }  
friend bool operator== (bus a, const bus b) { ... }  
friend bool operator> (bus a, const bus b) { ... }  
friend bool operator< (bus a, const bus b) { ... }
```

classVectorPrimitives.h

# Logical Operations

Size fixing  
Overloading &  
operator for  
bus

```
classVectorPrimitives.h  classVectorFunctions.h  utilityFunctions.h  utilityFunctions.cpp
RTL Description  bus
void fill(char c){ ... }

friend bus operator& (bus a, bus b)
{
    int aSize = a.v.length();
    int bSize = b.v.length();
    int rSize;
    if (bSize == 1) rSize = aSize; else rSize = MIN(aSize, bSize);
    bus r(rSize, 'X');
    int i;
    for (i = rSize - 1; i >= 0; i--) {
        if (bSize == 1) r.v[i] = and(a.v.at(i), b.v.at(0));
        else r.v[i] = and(a.v.at(i), b.v.at(i));
    }
    return r;
}

friend bus operator| (bus a, bus b){ ... }

friend bus operator^ (bus a, bus b)
{
    int aSize = a.v.length();
    int bSize = b.v.length();
    int rSize;
    if (bSize == 1) rSize = aSize; else rSize = MIN(aSize, bSize);
    bus r(rSize, 'X');
    int i;
    for (i = rSize - 1; i >= 0; i--) {
        if (bSize == 1) r.v[i] = xor(a.v.at(i), b.v.at(0));
        else r.v[i] = xor(a.v.at(i), b.v.at(i));
    }
    return r;
}

friend bus operator~ (bus a){ ... }

friend bus operator+ (const bus a, const bus b){ ... }
```

classVectorPrimitives.h

# Adding Operations

The code snippet is from the file `classVectorPrimitives.h`. It defines a friend function `operator+` for two `bus` objects. The function first determines the size of both vectors and initializes a result vector `r` of size `rSize` with a value of 'X'. It then uses a full adder to sum the corresponding elements of the two vectors. If one vector is smaller than the other, it pads the smaller vector with zeros. The function returns the resulting `bus` object.

```
friend bus operator+ (const bus a, const bus b)
{
    int aSize = a.v.length();
    int bSize = b.v.length();
    int rSize;
    int min = MIN(aSize, bSize);
    if (bSize == 1) rSize = aSize; else rSize = min + 1;
    bus r(rSize, 'X');

    char ci('0');
    char co('0') sum('0');

    if (bSize == 1){
        for (int i = rSize - 1; i >= 0; i--) {
            if (i == rSize - 1) fullAdder(a.v.at(i), b.v.at(0), ci, co, sum);
            else fullAdder(a.v.at(i), '0', ci, co, sum);
            ci = co;
            r.v[i] = sum;
        }
    } else {
        for (int i = rSize - 1; i >= 1; i--) {
            fullAdder(a.v.at(i - 1), b.v.at(i - 1), ci, co, sum);
            ci = co;
            r.v[i] = sum;
        }
        r.v[0] = co;
    }
    return r;
}

friend bus operator, (bus a, bus b){ ... }

friend bool operator== (bus a, const bus b){ ... }

friend bool operator> (bus a, const bus b){ ... }
```

**String indexing**

**classVectorPrimitives.h**

**Overloading + operator using full adder**

# Logical Operations


Overloading  
concatenation  
operator

The screenshot shows a code editor window with several tabs at the top: `classVectorPrimitives.cpp`, `classVectorFunctions.h`, `classVectorPrimitives.h*` (which is the active tab), and `utilityFunctions.cpp`. The code in the editor is as follows:

```
54     friend bus operator& (bus a, bus b){ ... }
55
56     friend bus operator| (bus a, bus b){ ... }
57
58     friend bus operator^ (bus a, bus b){ ... }
59
60     friend bus operator~ (bus a){ ... }
61
62     friend bus operator+ (const bus a, const bus b){ ... }
63
64     friend bus operator, (bus a, bus b)
65     {
66         int aSize = a.v.length();
67         int bSize = b.v.length();
68         int rSize = aSize + bSize;
69         bus r(rSize, 'X');
70         int i;
71         for (i = bSize - 1; i >= 0; i--) {
72             r.v[aSize + i] = b.v.at(i);
73         }
74         for (i = aSize - 1; i >= 0; i--) {
75             r.v[i] = a.v.at(i);
76         }
77         return r;
78     }
79
80     friend bool operator== (bus a, const bus b){ ... }
81
82     friend bool operator> (bus a, const bus b){ ... }
83
84     friend bool operator< (bus a, const bus b){ ... }
85
86     bool operator&& (bus b){ ... }
87
88     bool operator|| (bus b){ ... }
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
```

classVectorPrimitives.h

# Rational Operations



The background of the slide features a complex digital circuit diagram composed of various logic gates like AND, OR, NOT, and XNOR, along with buses and memory components, all interconnected in a dense network.

classVectorPrimitives.h

```
158     friend bool operator== (bus a, const bus b)
159     {
160         return (a.v == b.v);
161     }
162     friend bool operator> (bus a, const bus b) // Assume same size
163     {
164         int aSize = a.v.length();
165         int bSize = b.v.length();
166         bool r = false;
167         int i = 0;
168         do{
169             if ((a.v[i] == '1') && (b.v[i] == '0')){
170                 r = true; break;
171             }
172             else if ((a.v[i] == '0') && (b.v[i] == '1')){
173                 r = false; break;
174             }
175         } while (++i < aSize);
176         return r;
177     }
178     friend bool operator< (bus a, const bus b) // Assume same size
179     {
180         int aSize = a.v.length();
181         int bSize = b.v.length();
182         bool r = false;
183         int i = 0;
184         do{
185             if ((a.v[i] == '0') && (b.v[i] == '1')){
186                 r = true; break;
187             }
188             else if ((a.v[i] == '1') && (b.v[i] == '0')){
189                 r = false; break;
190             }
191         } while (++i < aSize);
192         return r;
193     }
194 }
```

# Logical Operations

"this" is the pointer to the first operand


Functions return true if contains at least one "1"

```
classVectorPrimitives.cpp classVectorFunctions.h classVectorPrimitives.h* utilityFunctions.cpp
RTL Description bus
163     friend bool operator> (bus a, const bus b){ ... }
178
179     friend bool operator< (bus a, const bus b){ ... }
194
195     bool operator&& (bus b) // Must be member function for second argument
196     {
197         int aSize = this->v.length();
198         int bSize = b.v.length();
199         int rSize;
200         if (bSize == 1) rSize = aSize; else rSize = MIN(aSize, bSize);
201         bool r = false;
202         char c = '0';
203         int i;
204         for (i = rSize - 1; i >= 0; i--) {
205             if (bSize == 1) c = and(this->v.at(i), b.v.at(0));
206             else c = and(this->v.at(i), b.v.at(i));
207             if (c == '1') r = true;
208         }
209         return r;
210     }
211
212     bool operator|| (bus b)
213     {
214         int aSize = this->v.length();
215         int bSize = b.v.length();
216         int rSize;
217         if (bSize == 1) rSize = aSize; else rSize = MIN(aSize, bSize);
218         bool r = false;
219         char c = '0';
220         int i;
221         for (i = rSize - 1; i >= 0; i--) {
222             if (bSize == 1) c = or(this->v.at(i), b.v.at(0));
223             else c = or(this->v.at(i), b.v.at(i));
224             if (c == '1') r = true;
225         }
226         return r;
227     }
```

classVectorPrimitives.h

Member functions of the bus -> only one arguments is passed

# IO Operations



```
classVectorPrimitives.cpp LRUdesignTB.cpp LRUdesign.cpp classVectorPrimitives.h
100 friend bus operator~ (bus a){ ... }
111
112 friend bus operator+ (const bus a, const bus b){ ... }
141
142 friend bus operator, (bus a, bus b){ ... }
157
158 friend bool operator== (bus a, const bus b){ ... }
162
163 friend bool operator> (bus a, const bus b){ ... }
178
179 friend bool operator< (bus a, const bus b){ ... }
194
195 friend bool operator&& (bus b){ ... }
211
212 friend bool operator|| (bus b){ ... }
228
229 friend ostream& operator<<(ostream& out, const bus a)
230 {
231     return(out << a.v);
232 }
233
234 friend istream& operator>>(istream& in, bus& a)
235 {
236     return(in >> a.v);
237 }
238
239 int ival ()
240 {
241     int aSize = v.length();
242     int ia=0;
243     for (int i = aSize - 1; i >= 0; i--) {
244         if (v.at(i) == '1') ia = ia + int(pow(2, (aSize - 1 - i)));
245     }
246     return ia;
247 }
248 void resize(int i, char c) { v.resize(i, c); }
249 }
```

classVectorPrimitives.h

Because the first operand is not of the bus class, we need both arguments and so we use friend

# RT Level Modeling with C/C++

## ④ RTL Principles

- Elements of datapath
- Elements of control unit

## ⑤ Bus Communications

### ⑥ Utility functions

### ⑦ Bus operations

- Array Attributes
- Logical Operations
- Adding Operations
- Relational Operations
- IO Operations

## ⑧ Basic Elements of RTL

- Combinational Elements
- Registers and Counters
  - Functional register
  - dRegister
  - dRegisterE
  - dRegisterRaE
  - upCounter
  - upCounterRaE

## • Memory Structure

- Controller FSM
- Controller 11011


## ⑨ RTL design example: LRU

- LRU structure
- LRU Modeling
  - Controller
  - Ordered instantiation

## ⑩ RTL design example 2: Exponential Circuit

- Exponential Circuit Datapath
- Exponential Circuit Controller

# Combinational Elements



The screenshot shows a software interface for RTL modeling. The top tabs include `classVectorPrimitives.cpp`, `classVectorFunctions.h`, `classVectorPrimitives.h*`, `X utilityFunctions.cpp`. The `classVectorPrimitives.h*` tab is active. The code editor displays the following C++ code:

```
249 class Mux {
250     bus *i1, *i2, *i3, *o1;
251 public:
252     Mux(bus& a, bus& b, bus& sel, bus& w);
253     ~Mux(); // destructor
254     void evl();
255 };
256
257 class Tri {
258     bus *i1, *i2, *o1;
259 public:
260     Tri (bus& a, bus& tri, bus& w);
261     ~Tri(); // destructor
262     void evl ();
263 };
264
265 class Adder {
266     bus *i1, *i2, *i3, *o1, *o2;
267 public:
268     Adder(bus& a, bus& b, bus& ci, bus& co, bus& sum);
269     ~Adder();
270     void evl();
271 };
272
273 class Comparator {
274     bus *i1, *i2, *o1, *o2, *o3;
275 public:
276     Comparator(bus& a, bus& b, bus& lt, bus& eq, bus& gt);
277     ~Comparator();
278     void evl();
279 };
280
281 //class signExtend {
282 //class rightShift {
283
284 class nBitFunctionalRegister { ... };
285
```

A yellow callout box points to the `classVectorPrimitives.h` tab with the text "classVectorPrimitives.h". A blue callout box points to the code editor area with the text "Typical Combinational RTL elements".

# Combinational Elements

```
classVectorPrimitives.cpp  X SeqDetector.cpp  utilityFunctions.h  SeqDetector.h
RTL Description  (Global Scope)

1 #include "classVectorPrimitives.h"
2 #include <iostream>
3 #include <fstream>
4 #include <string>
5 #include <math.h>
6 using namespace std;
7
8 Mux::Mux (bus& a, bus& b, bus& sel, bus& w) : i1(&a), i2(&b), i3(&sel), o1(&w)
9 {
10     o1->fill('X');
11 }
12 void Mux::evl () {
13     if (*i3 == "0") *o1 = *i1; else *o1 = *i2;
14 }
15
16 Tri::Tri (bus& a, bus& tri, bus& w) : i1(&a), i2(&tri), o1(&w)
17 {
18     o1->fill('X');
19 }
20 void Tri::evl () {
21     if (*i2 == "1") *o1 = *i1; else o1->fill('Z');
22 }
23
24 Adder::Adder(bus& a, bus& b, bus& ci, bus& co, bus& sum) :
25             i1(&a), i2(&b), i3(&ci), o1(&sum), o2(&co)
26 {
27     o1->fill('X'); o2->fill('X');
28 }
29 void Adder::evl () {
30     bus result(i1->length() + 1);
31     result = *i1 + *i2 + *i3;
32     int leftIndex = result.length() - 1;
33     *o2 = result.at(leftIndex);
34     *o1 = result.range(leftIndex, 0);
35 }
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
```

classVectorPrimitives.cpp

“+” operator is  
overloaded before

# Registers and Counters

- Basic registers and counters are modeled in C/ C++
- Various functionalities
  - Various clocking schemes
  - Various resetting mechanisms
  - Inheritance and Polymorphism is shown here

# Registers and Counters

nBitFunctionalRegister (abstract class)

dRegister

upCounter

dRegisterE

dRegisterRa

dRegisterRs

upCounterRa

upCounterRsE

dRegisterRaE

upCounterRaE

# Functional Registers

```
classVectorPrimitives.cpp classVectorFunctions.h classVectorPrimitives.h* utilityFunctions.cpp
RTL Description (Global Scope)

class nBitFunctionalRegister {
public:
    bus *d, *c, *q;
    int size;
    string rtype; // = "Register information";
public:
    nBitFunctionalRegister (): size(0) {}
    ~nBitFunctionalRegister () {}
    void info (bus& D, bus& C, bus& Q, int& N, string& typ);
    void init (string typ);
    virtual void evl ()=0;
};

class dRegister : public nBitFunctionalRegister {
public:
    dRegister(bus& D, bus& C, bus& Q);
    ~dRegister();
    virtual void evl ();
};

class dRegisterE : public dRegister { //Enable
bus* e;
public:
    dRegisterE (bus& D, bus& C, bus& E, bus& Q);
    ~dRegisterE ();
    void evl ();
};

class dRegisterRa : public dRegister { //Reset-asynch
bus* r;
public:
    dRegisterRa(bus& D, bus& C, bus& R, bus& Q);
    ~dRegisterRa();
    virtual void evl ();
};

100 %
```

Initializing member variables.


Pure virtual method:  
Derived classes must define it. This is an abstract class because of this.

**classVectorPrimitives.h**

This is a default constructor. It must be since this is an abstract class.

The base class for all registers and counters

# Functional Registers



The code in the screenshot is part of the `classVectorPrimitives.cpp` file. It defines several classes and methods related to functional registers. The highlighted section shows the implementation of the `nBitFunctionalRegister` class, including its constructor and evaluation logic. The code uses C++ syntax with pointers and bus structures.

```
classVectorPrimitives.cpp  X utilityFunctions.h      SeqDetector.h      classVectorPrimitives.h
RTL Description          (Global Scope)
54 void nBitFunctionalRegister::info(bus& D, bus& C, bus& Q, int& N, string& typ){
55     D = *d;
56     C = *c;
57     Q = *q;
58     N= this->size;
59     typ.assign(rtype);
60 }
61 void nBitFunctionalRegister::init(string typ){
62     rtype = typ;
63 }
64
65 dRegister::dRegister(bus& di, bus& clk, bus& qo) {
66     d = &di;
67     c = &clk;
68     q = &qo;
69     size = q->length();
70     q->fill('X');
71 }
72 void dRegister::evl(){
73     if (c->at(0) == "P") *q = *d;
74 }
75
76 dRegisterE::dRegisterE (bus& di, bus& clk, bus& en, bus& qo)
77 : dRegister (di,clk,qo) {
78     e = &en;
79 }
80 void dRegisterE::evl(){
81     if (e->at(0) == "1") dRegister::evl();
82 }
83
84 dRegisterRa::dRegisterRa (bus& di, bus& clk, bus& rst, bus& qo){ ... }
85 void dRegisterRa::evl(){ ... }
86
87 dRegisterRaE::dRegisterRaE (bus& di, bus& clk, bus& rst, bus& en,
88                             bus& qo){ ... }
89
90 void dRegisterRaE::evl(){ ... }
```

classVectorPrimitives.cpp


# DRegister

```
classVectorPrimitives.cpp classVectorFunctions.h classVectorPrimitives.h* utilityFunctions.cpp
RTL Description (Global Scope)
285 class nBitFunctionalRegister {
286     public:
287         bus *d, *c, *q;
288         int size;
289         string rtype; // = "Register information";
290     public:
291         nBitFunctionalRegister (): size(0) {}
292         ~nBitFunctionalRegister () {}
293         void info (bus& D, bus& C, bus& Q, int& N, str
294         void init (string typ);
295         virtual void evl ()=0;
296     };
297
298 class dRegister : public nBitFunctionalRegister {
299     public:
300         dRegister(bus& D, bus& C, bus& Q);
301         ~dRegister();
302         virtual void evl ();
303     };
304
305 class dRegisterE : public dRegister { //Enable
306     bus* e;
307     public:
308         dRegisterE (bus& D, bus& C, bus& E, bus& Q)
309         ~dRegisterE ();
310         void evl ();
311     };
312
313 class dRegisterRa : public dRegister { //Reset-asynch
314     bus* r;
315     public:
316         dRegisterRa(bus& D, bus& C, bus& R, bus& Q);
317         ~dRegisterRa();
318         virtual void evl ();
319     };
320
321
100 %
```


classVectorPrimitives.h

Virtual function. Can  
be used by derived  
classes as is or  
added to.

Derived from  
dRegister



# DRegister




```
classVectorPrimitives.cpp utilityFunctions.h SeqDetector.h classVectorPrimitives.h
RTL Description (Global Scope)
54 void nBitFunctionalRegister::info(bus& D, bus& C, bus& Q, int& N, string& typ){
55     D = *d;
56     C = *c;
57     Q = *q;
58     N= this->size;
59     typ.assign(rtype);
60 }
61 void nBitFunctionalRegister::init(string typ){
62     rtype = typ;
63 }
64
65 dRegister::dRegister(bus& di, bus& clk, bus& qo) {
66     d = &di;
67     c = &clk;
68     q = &qo;
69     size = q->length();
70     q->fill('X');
71 }
72 void dRegister::evl(){
73     if (c->at(0) == "P") *q = *d;
74 }
75
76 dRegisterE::dRegisterE (bus& di, bus& clk, bus& en, bus& qo)
77 : dRegister (di,clk,qo) {
78     e = &en;
79 }
80 void dRegisterE::evl(){
81     if (e->at(0) == "1") dRegister::evl();
82 }
83
84 dRegisterRa::dRegisterRa (bus& di, bus& clk, bus& rst, bus& qo){ ... }
85 void dRegisterRa::evl(){ ... }
86
87 dRegisterRaE::dRegisterRaE (bus& di, bus& clk, bus& rst, bus& en,
88 bus& qo){ ... }
89 void dRegisterRaE::evl(){ ... }
```

classVectorPrimitives.cpp

Assign register pointer  
Set register size  
Initialize the bus connected to the output

# DRegisterE



```
classVectorPrimitives.cpp utilityFunctions.h SeqDetector.h classVectorPrimitives.h
RTL Description (Global Scope)
54 void nBitFunctionalRegister::info(bus& D, bus& C, bus& Q, int& N, string& typ){
55     D = *d;
56     C = *c;
57     Q = *q;
58     N= this->size;
59     typ.assign(rtype);
60 }
61 void nBitFunctionalRegister::init(string typ){
62     rtype = typ;
63 }
64
65 dRegister::dRegister(bus& di, bus& clk, bus& qo) {
66     d = &di;
67     c = &clk;
68     q = &qo;
69     size = q->length();
70     q->fill('X');
71 }
72 void dRegister::evl(){
73     if (c->at(0) == "P") *q = *d;
74 }
75
76 dRegisterE::dRegisterE (bus& di, bus& clk, bus& en, bus& qo)
77     : dRegister (di,clk,qo) {
78     e = &en;
79 }
80 void dRegisterE::evl(){
81     if (e->at(0) == "1") dRegister::evl();
82 }
83
84 dRegisterRa::dRegisterRa (bus& di, bus& clk, bus& rst, bus& qo){ ... }
85 void dRegisterRa::evl(){ ... }
86
87 dRegisterRaE::dRegisterRaE (bus& di, bus& clk, bus& rst, bus& en,
88                             bus& qo){ ... }
89 void dRegisterRaE::evl(){ ... }
```

classVectorPrimitives.cpp

Dregister constructor is called  
Enable port is assigned

# DRegisterRS

```
classVectorPrimitives.cpp  X utilityFunctions.h      SeqDetector.h      classVectorPrimitives.h
RTL Description          (Global Scope)
84 dRegisterRa::dRegisterRa (bus& di, bus& clk, bus& rst, bus& qo)
85 : dRegister (di,clk,qo) {
86     r = &rst;
87 }
88 void dRegisterRa::eval(){
89     if (r->at(0) == "1") q->fill('0');
90     else dRegister::eval();
91 }
92
93 dRegisterRaE::dRegisterRaE (bus& di, bus& clk, bus& rst, bus& en,
94                             bus& qo) : dRegisterRa (di,clk,rst,qo) {
95     e = &en;
96 }
97 void dRegisterRaE::eval(){
98     if (r->at(0) == "1") q->fill('0');
99     else if (e->at(0)=="1") dRegister::eval();
100
101 dRegisterRs::dRegisterRs (bus& di, bus& clk, bus& rst, bus& qo)
102 : dRegister (di,clk,qo) {
103     this->r = &rst;
104 }
105 void dRegisterRs::eval(){
106     if ((r->at(0) == "1") && (c->at(0) == "P"))
107     {
108         q->fill('0');
109     }
110     else dRegister::eval();
111 }
112
113 upCounter::upCounter (bus& di, bus& clk, bus& ld, bus& qo){ ... }
114 void upCounter::eval(){ ... }
115
116 upCounterRa::upCounterRa(bus& di, bus& clk, bus& rst, bus& ld,
117                           bus& qo){ ... }
118 void upCounterRa::eval(){ ... }
119
120
100 %
```

classVectorPrimitives.cpp

Dregister constructor is called  
Enable port is assigned

# UpCounter

Counters add load input.

```
321 class dRegisterRaE : public dRegisterRa { //Reset-asynch, Enable
322     bus* e;
323     public:
324         dRegisterRaE (bus& D, bus& C, bus& R, bus& E, bus& Q);
325         ~dRegisterRaE ();
326         void evl ();
327     };
328
329 class dRegisterRs : public dRegister {
330     bus* r;
331     public:
332         dRegisterRs (bus& D, bus& C, bus& R, bus& Q);
333         ~dRegisterRs ();
334         void evl ();
335     };
336
337 class upCounter : public nBitFunctionalRegister {
338     public:
339         bus* internalCount;
340         bus* l;
341     public:
342         upCounter (bus& D, bus& C, bus& L, bus& Q);
343         ~upCounter();
344         virtual void evl ();
345     };
346
347 class upCounterRsE : public upCounter { //Reset-asynch, Enable Count
348     bus* e;
349     bus* r;
350     public:
351         upCounterRsE (bus& D, bus& C, bus& R, bus& L, bus& E, bus& Q);
352         ~upCounterRsE ();
353         void evl ();
354     };
355
356
357
100 %
```

classVectorPrimitives.h

er (abstract class)


upCounter

upCounterRa

upCounterRsE

upCounterRaE

# UpCounter



classVectorPrimitives.cpp utilityFunctions.h SeqDetector.h classVectorPrimitives.h


RTL Description (Global Scope)

```
114 upCounter::upCounter (bus& di, bus& clk, bus& ld, bus& qo) : l(&ld) {
115     d = &di;
116     c = &clk;
117     q = &qo;
118     size = d->length();
119     q->fill('X');
120     internalCount = new bus(size, '0');
121 }
122 -void upCounter::evl(){
123     if (c->at(0)=="P"){
124         if (l->at(0) == "1") *internalCount = *d;
125         else {
126             *internalCount = *internalCount + "1";
127         }
128     }
129     *q = *internalCount;
130 }
131
132 upCounterRa::upCounterRa(bus& di, bus& clk, bus& rst, bus& ld,
133 bus& qo) : upCounter(di, clk, ld, qo), r(&rst) {
134 }
135 -void upCounterRa::evl(){
136     if (r->at(0) == "1") {
137         q->fill('0');
138         internalCount->fill('0');
139     }
140     else upCounter::evl();
141 }
142
143 upCounterRsE::upCounterRsE(bus& di, bus& clk, bus& rst, bus& ld,
144 bus& en, bus& qo){ ... }
145 -void upCounterRsE::evl(){ ... }
146
147 upCounterRaE::upCounterRaE(bus& di, bus& clk, bus& rst, bus& ld,
148 bus& en, bus& qo){ ... }
149 -void upCounterRaE::evl(){ ... }
```

100 %

classVectorPrimitives.h

# UpCounterRsE




LRUdatapath.cpp LRUcontroller.cpp classVectorPrimitives.h classVectorPrimitives.cpp evl0

```
142
143     upCounterRsE::upCounterRsE(bus& di, bus& clk, bus& rst, bus& ld,
144         bus&en, bus& qo) : upCounter(di, clk, ld, qo), r(&rst), e(&en) {
145     }
146
147     void upCounterRsE::evl(){
148         if ((r->at(0) == "1") && (c->at(0) == "P"))
149         {
150             q->fill('0');
151             internalCount->fill('0');
152         }
153         else if (e->at(0) == "1") upCounter::evl();
154
155     upCounterRaE::upCounterRaE(bus& di, bus& clk, bus& rst, bus& ld,
156         bus&en, bus& qo) : upCounterRa(di, clk, rst, ld, qo), e(&en) {
157     }
158
159     void upCounterRaE::evl(){
160         if (r->at(0) == "1")
161         {
162             q->fill('0');
163             internalCount->fill('0');
164         }
165         else if (e->at(0) == "1") upCounter::evl();
166
167     Memory::Memory (bus& rst, bus& clk, bus& read, bus& write,
168                     bus& Din, bus& AddrBus, bus& Dout){ ... }
169     Memory::~Memory(){ ... }
170
171     void Memory::init (const string& filename){ ... }
172     void Memory::dump (const string& filename){ ... }
173     void Memory::evl (){ ... }
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
```

classVectorPrimitives.h

# Memory Structure




```
LRUdatapath.cpp LRUcontroller.cpp classVectorPrimitives.h ✘ classVectorPrimitives.cpp
RTL Description (Global Scope)

356
357 class upCounterRa : public upCounter { //Reset-asynch
358     public:
359         bus* r;
360     public:
361         upCounterRa(bus& D, bus& C, bus& R, bus& L, bus& Q);
362         ~upCounterRa ();
363         virtual void evl ();
364     };
365
366 class upCounterRaE : public upCounterRa { //Reset-asynch, Enable Count
367     bus* e;
368     public:
369         upCounterRaE (bus& D, bus& C, bus& R, bus& L, bus& E, bus& Q);
370         ~upCounterRaE ();
371         void evl ();
372     };
373
374 class Memory{
375     bus *rst, *clk, *read, *write;
376     bus *Din, *AddrBus;
377     bus *Dout;
378     bus *mem;
379     int N;
380
381     public:
382         Memory (bus& rst, bus& clk, bus& read, bus& write,
383                 bus& Din, bus& AddrBus, bus& Dout);
384         Memory() {};
385         ~Memory () {};
386         void evl ();
387         void init (const string& filename);
388         void dump (const string& filename);
389     };
390
391 #endif |
```

classVectorPrimitives.h

Use bus pointers for  
all memory ports

# Memory Structure




The code snippet shows the implementation of a Memory class. It includes the constructor, destructor, and an evl() method for simulation.

```
166     Memory::Memory (bus& rst, bus& clk, bus& read, bus& write,
167                      bus& Din, bus& AddrBus, bus& Dout) :
168     rst(&rst), read(&read), write(&write), clk(&clk), Din(&Din),
169     AddrBus(&AddrBus), Dout(&Dout)
170 {
171     this->write->fill('X');
172     this->Dout->fill('X');
173     int LEN = this->Dout->length();
174     N = int(pow(2, LEN));
175
176     mem = new bus[N];
177
178     for (int i=0; i < N; i++) {
179         mem[i].resize(LEN, '0');
180     }
181 }
182
183 Memory::~Memory() { ... }
184
185
186 void Memory::init (const string& filename) { ... }
187 void Memory::dump (const string& filename) { ... }
188
189 void Memory::evl () {
190     if (rst->at(0) == "1") {
191         for (int i = 0; i < N; i++) mem[i].fill('0');
192     }
193     else if (read->at(0) == "1") {
194         *Dout = mem[AddrBus->ival()];
195     }
196     else if (clk->at(0) == "P") {
197         if (write->at(0) == "1") {
198             mem[AddrBus->ival()] = *Din;
199         }
200     }
201 }
202
203
204
205
206
207
208
209
210
211
212
213
214
215 }
```

classVectorPrimitives.h

Memory resetting,  
read and write

# Memory Structure




```
LRUdatapath.cpp LRUcontroller.cpp classVectorPrimitives.h classVectorPrimitives.cpp + X
  RTL Description      upCounterRa      evl()

167 Memory::Memory (bus& rst, bus& clk, bus& read, bus& write,
168           bus& Din, bus& AddrBus, bus& Dout) :
169     rst(&rst), read(&read), write(&write), clk(&clk), Din(&Din),
170     AddrBus(&AddrBus), Dout(&Dout)
171 {
172     this->write->fill('X');
173     this->Dout->fill('X');
174     int LEN = this->Dout->length();
175     N = int(pow(2, LEN));
176
177     mem = new bus[N];
178
179     for (int i=0; i < N; i++) {
180         mem[i].resize(LEN, '0');
181     }
182 }
183 Memory::~Memory() {
184 }
185
186 void Memory::init (const string& filename){
187     ifstream finp(filename);
188     for (int i = 0; i < N; i++) {
189         finp >> mem[i];
190         cout << mem[i] << "\n";
191     }
192 }
193 void Memory::dump (const string& filename){
194     ofstream fout(filename);
195     fout << "listing follows:\n";
196     cout << "listing follows:\n";
197     for (int i = 0; i < N; i++) {
198         fout << i << ":" << mem[i] << "\n";
199         cout << i << ":" << mem[i] << "\n";
200     }
201 }
202 void Memory::evl () { ... }
```


classVectorPrimitives.h

Use binary file passed to them and use overloaded “<<” and “>>”

# Moore Sequence Detector (11011)



# Moore Sequence Detector (11011)




# Moore Sequence Detector (11011)

```
classVectorPrimitives.cpp utilityFunctions.h SeqDetector.h X classVectorPrimitives.h
RTL Description (Global Scope)
1 #include "classVectorPrimitives.h"
2 #include <string>
3 using namespace std;
4
5 class Statemachine{
6     bus *rst, *clk;
7     bus *in;
8     bus *out;
9     int Nstate, Pstate;
10    public:
11        Statemachine(bus& rst, bus& clk, bus& in, bus& out);
12        ~Statemachine();
13        void evl ();
14    };
15
```

SeqDetector.h

# Moore Sequence Detector (11011)



```
SeqDetector.cpp  X SeqDetector.h  classVectorPrimitives.cpp  classVectorPrimitives.h
RTL Description  (Global Scope)


3  void Statemachine::Statemachine (bus& rst, bus& clk, bus& in, bus& out)
4  {
5      this->rst = &rst; this->clk = &clk; this->in = &in; this->out = &out;
6      Nstate = 0;
7      Pstate= 0;
8  }
9
10 void Statemachine::evl () {
11     *out = "0";
12
13     switch (Pstate){
14         case 0:
15             if(*in == "1") Nstate = 1;
16             else Nstate = 0; break;
17         case 1:
18             if (*in == "1") Nstate = 2;
19             else Nstate = 0; break;
20         case 2:
21             if(*in == "1") Nstate = 2;
22             else Nstate = 3; break;
23         case 3:
24             if(*in == "1") Nstate = 4;
25             else Nstate = 0; break;
26         case 4:
27             if(*in == "1") Nstate = 5;
28             else Nstate = 0; break;
29         case 5:
30             if (*in == "1") Nstate = 5;
31             else Nstate = 3; break;
32     }
33
34     if (*rst == "1") Pstate = 0;
35     else if (*clk == "P") Pstate = Nstate;
36
37     if (Pstate == 5) *out = "1";
38     else *out = "0";
39 }
```

SeqDetector.cpp

Switch statement  
handle state transition

Sequential part  
implementation

# Moore Sequence Detector (11011)



SeqDetectorTB.cpp

```
1 #include "SeqDetector.h"
2 #include "classVectorFunctions.h"
3
4 int main ()
5 {
6     int ij;
7     bus clk, rst;
8     bus in;
9     bus out;
10
11    Statemachine* Statemachine1 = new Statemachine(rst, clk, in, out);
12
13    // Statemachine resetting
14    rst = "1";
15    Statemachine1->evl();
16    rst = "0";
17
18    do{
19        for ( int i =0; i<5; i++){
20            cout << "\n Enter 1 bits for the input: "; cin >> in;
21            clk = "P";
22            Statemachine1 -> evl();
23            cout << "\n" << out;
24        }
25        cout << "\n" << "Continue (0 or 1)?"; cin >> ij;
26
27        }while (ij >0);
28
29}
```

SeqDetectorTB.cpp

# RT Level Modeling with C/C++

## ④ RTL Principles

- Elements of datapath
- Elements of control unit

## ⑤ Bus Communications

### ⑥ Utility functions

### ⑦ Bus operations

- Array Attributes
- Logical Operations
- Adding Operations
- Relational Operations
- IO Operations

## ⑧ Basic Elements of RTL

- Combinational Elements
- Registers and Counters
  - Functional register
  - dRegister
  - dRegisterE
  - dRegisterRaE
  - upCounter
  - upCounterRaE

## • Memory Structure

- Controller FSM
- Controller 11011

## ⑨ RTL design example: LRU

- LRU structure
- LRU Modeling
- Controller
- Ordered instantiation

## ⑩ RTL design example 2: Exponential Circuit

- Exponential Circuit Datapath
- Exponential Circuit Controller

# LRU Updater

Assign queue positions  
to items based on  
frequency of their use

Before I9 is accessed

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

P8	P15	P1	P11	P3	P5	P9	P13	P0	P12	P6	P14	P7	P2	P10	P4
----	-----	----	-----	----	----	----	-----	----	-----	----	-----	----	----	-----	----

P9	P8	P15	P1	P11	P3	P5	P13	P0	P12	P6	P14	P7	P2	P10	P4
----	----	-----	----	-----	----	----	-----	----	-----	----	-----	----	----	-----	----

After I9 is accessed


# Queue Memory File

Before I9 is accessed


P0	8	8
P1	2	+ 3
P2	13	13
P3	4	+ 5
P4	15	15
P5	5	+ 6
P6	10	10
P7	12	12
P8	0	+ 1
P9	6	0
P10	14	14
P11	3	4
P12	9	9
P13	7	7
P14	11	11
P15	1	+ 2

After I9 is accessed

# LRU Updater Datapath



# LRU Controller




# LRU Controller

The image shows a complex digital logic circuit diagram in the background, featuring various logic gates (AND, OR, NOT) and memory components, serving as a backdrop for the code editor.

LRUcontroller.h

```
1 #include "classVectorPrimitives.h"
2 #include <string>
3 using namespace std;
4
5 class LRUcontroller{
6     bus *rst, *clk;
7     bus *LRUupdateFree, *Completed;
8     bus *l, *e, *g, *memEnd;
9     bus *LDnewPageId, *LDnewPagePos, *LDeveryPagePos;
10    bus *LDaddrCounter, *INCaddrCounter, *SELmemDataIn, *SELmemAddr;
11    bus *read, *write;
12    int Nstate, Pstate;
13 public:
14     LRUcontroller(bus& rst, bus& clk,
15                 bus& LRUupdateFree, bus& Completed,
16                 bus& l, bus& e, bus& g, bus& memEnd,
17                 bus& LDnewPageId, bus& LDnewPagePos, bus& LDeveryPagePos,
18                 bus& LDaddrCounter, bus& INCaddrCounter,
19                 bus& SELmemDataIn, bus& SELmemAddr,
20                 bus& read, bus& write);
21     ~LRUcontroller();
22     void evl ();
23 };
24
25
```

# LRU Controller




LRUController.cpp

RTL Description

```
1 #include "LRUcontroller.h"
2
3 LRUcontroller::LRUcontroller (bus& rst, bus& clk,
4     bus& LRUupdateFree, bus& Completed,
5     bus& l, bus& e, bus& g, bus& memEnd,
6     bus& LDnewPageId, bus& LDnewPagePos, bus& LDeveryPagePos,
7     bus& LDaddrCounter, bus& INCaddrCounter,
8     bus& SELmemDataIn, bus& SELmemAddr,
9     bus& read, bus& write) :
10
11     rst(&rst), clk(&clk),
12     LRUupdateFree(&LRUupdateFree), Completed(&Completed),
13     l(&l), e(&e), g(&g), memEnd(&memEnd),
14     LDnewPageId(&LDnewPageId), LDnewPagePos(&LDnewPagePos),
15     LDeveryPagePos(&LDeveryPagePos),
16     LDaddrCounter(&LDaddrCounter), INCaddrCounter(&INCaddrCounter),
17     SELmemDataIn(&SELmemDataIn), SELmemAddr(&SELmemAddr),
18     read(&read), write(&write)
19 {
20     this->e->fill('0');
21     this->g->fill('0');
22     Nstate = 0;
23     Pstate= 0;
24 }
25
26 void LRUcontroller::evl () {
27     *LRUupdateFree = "1";
28     *LDnewPageId = "0";
29     *LDnewPagePos = "0";
30     *LDeveryPagePos = "0";
31     *LDaddrCounter = "0";
32     *INCaddrCounter = "0";
33     *SELmemDataIn = "0";
34     *SELmemAddr = "0";
35     *read = "0";
36     *write = "0";
37 }
```

LRUcontroller.cpp

# LRU Controller




LRUcontroller.cpp (Global Scope)

```
25 void LRUcontroller::evl () {
26     *LRUupdateFree = "1";
27     *LDnewPageId = "0";
28     *LDnewPagePos = "0";
29     *LDeveryPagePos = "0";
30     *LDaddrCounter = "0";
31     *INCaddrCounter = "0";
32     *SELmemDataIn = "0";
33     *SELmemAddr = "0";
34     *read = "0";
35     *write = "0";
36
37     switch (Pstate){
38         case 0: // Wait
39             if(*Completed == "1") Nstate = 1;
40             else Nstate = 0; break;
41         case 1: // Get new page Id
42             Nstate = 2; break;
43         case 2: // Read queue position of new page
44             Nstate = 3; break;
45         case 3: // Read queue position of other pages
46             Nstate = 4; break;
47         case 4: // Write updated position in mem
48             Nstate = 5; break;
49         case 5: // Back to 3 if mem end is not reached
50             if (*memEnd == "1") Nstate = 0;
51             else Nstate = 3; break;
52     }
53     switch (Pstate){
54         case 0: // Wait
55             if(*Completed == "1") *LRUupdateFree ="0";
56             break;
57         case 1: // Get new page Id
58             *LDnewPageId = "1";
59             *LDaddrCounter = "1";
60             *LRUupdateFree = "0";
61     }
}
```

LRUcontroller.cpp

# LRU Controller



The diagram shows a complex digital circuit for an LRU Controller. It features several memory blocks labeled A through W, which are interconnected via a network of logic gates, including AND, OR, and NOT gates. The circuit is designed to manage memory access and update based on the Least Recently Used (LRU) principle.


RTL Description

LRUcontroller.cpp

```
54     switch (Pstate){  
55         case 0: // Wait  
56             if(*Completed == "1") *LRUUpdaterFree ="0";  
57             break;  
58         case 1: // Get new page Id  
59             *LDnewPageId = "1";  
60             *LDaddrCounter = "1";  
61             *LRUUpdaterFree = "0";  
62             break;  
63         case 2: // Read queue position of new page  
64             *SELmemAddr ="0"; // newPageId on Addrbus  
65             *read = "1";  
66             *LDnewPagePos = "1";  
67             *LRUUpdaterFree = "0";  
68             break;  
69         case 3: // Read queue position of other pages  
70             *SELmemAddr = "1"; // otherPageId on Addrbus  
71             *read = "1";  
72             *LDeveryPagePos = "1";  
73             *LRUUpdaterFree = "0";  
74             break;  
75         case 4: // Write updated position in mem, inc upcounter  
76             if (*g == "1"){ // Write incremented value  
77                 *SELmemAddr = "1"; // Counter becomes address  
78                 *SELmemDataIn = "1";  
79                 *write = "1"; //  
80             }  
81             else if(*e == "1"){ // Write 0  
82                 *SELmemAddr = "1"; // Counter becomes address  
83                 *SELmemDataIn = "0";  
84                 *write = "1";  
85             }  
86             else {} // Keep the same  
87             *INCaddrCounter = "1";  
88             *LRUUpdaterFree = "0";  
89             break;  
90         case 5: // Back to 3 if mem end is not reached  
91             if (*memEnd == "1")  
92                 *LRUUpdaterFree = "1";  
93             else  
94                 *LRUUpdaterFree = "0";  
95             break;  
96     }  
81 %
```

LRUcontroller.cpp

# LRU Design




The screenshot shows a software development environment with multiple tabs open. The active tab is `LRUdesign.cpp`, which contains the following C++ code:

```
51 switch (Pstate){  
52     case 0: // Wait  
53         if(*Completed == "1") *LRUupdaterFree ="0";  
54         break;  
55     case 1: // Get new page Id  
56         *LDnewPageId = "1";  
57         *LDaddrCounter = "1";  
58         *LRUupdaterFree = "0";  
59         break;  
60     case 2: // Read queue position of new page  
61         *SELmemAddr = "0"; // newPageId on Addrbus  
62         *read = "1";  
63         *LDnewPagePos = "1";  
64         *LRUupdaterFree = "0";  
65         break;  
66     case 3: // Read queue position of other pages  
67         *SELmemAddr = "1"; // otherPageId on Addrbus  
68         *read = "1";  
69         *LDeveryPagePos = "1";  
70         *LRUupdaterFree = "0";  
71         break;  
72     case 4: // Write updated position in mem, inc upcounter  
73         if (*g == "1"){           // Write incremented value  
74             *SELmemAddr = "1"; // Counter becomes address  
75             *SELmemDataIn = "1";  
76             *write = "1";      //  
77         }  
78         else if(*e == "1"){    // Write 0  
79             *SELmemAddr = "1"; // Counter becomes address  
80             *SELmemDataIn = "0";  
81             *write = "1";  
82         }  
83         else {}              // Keep the same  
84         *INCaddrCounter = "1";  
85         *LRUupdaterFree = "0";  
86         break;  
87     case 5: // Back to 3 if mem end is not reached
```

LRUdesign.cpp

# LRU Design




The diagram illustrates the internal structure of an LRU cache. It features a central red rectangular block representing memory, connected to various control and address buses. On the left, there are input ports labeled A, B, C, D, E, F, G, and H. Address buses are shown as blue lines connecting to the memory block. Control signals include a write bus (W), a page ID bus (SELmemAddr), a data bus (SELmemDataIn), and an upcounter bus (INCaddrCounter). A yellow box highlights the file "LRUdesign.cpp" containing the RTL description code.

```
LRUdesign.cpp  X  LRUdesign.h  classVectorPrimitives.cpp  SeqDetector.h  classVectorPrimitives.h
RTL Description  (Global Scope)

91     case 4: // write in mem, increment upcounter;
92         if (*rst == "1") *LRUupdateFree = "1";
93         else if (*g == "1"){
94             *SELmemAddr = "1"; // newPageId on Addr Bus
95             *SELmemDataIn = "1";
96             *write = "1";
97             *LRUupdateFree = "0";
98             *INCaddrCounter = "1";
99         }
100     else if(*e == "1"){
101         *SELmemAddr = "1"; // ODid on Addr Bus
102         *SELmemDataIn = "0";
103         *write = "1";
104         *INCaddrCounter = "1";
105         *LRUupdateFree = "0";
106     }
107     else{
108         *LRUupdateFree = "0";
109         *INCaddrCounter = "1";
110     }
111     break;
112 case 5: // compare upcounter with "0000"
113     if (*rst == "1") *LRUupdateFree = "1";
114     else if (*memEnd == "1"){
115         *LRUupdateFree = "1";
116     }
117     else *LRUupdateFree = "0";
118     break;
119 }
120 if (*rst == "1") Pstate = 0;
121 else if (*clk == "P") Pstate = Nstate;
122 }
```

LRUdesign.cpp

# LRU Datapath



LRUdatapath.h

```
5  class LRUdatapath{
6    bus *rst, *clk;
7    bus *newPageBus; // Input bus
8    bus *LRUUpdaterFree, *Completed;
9    bus *l_, *e, *g, *memEnd;
10   bus *LDnewPageId, *LDnewPagePos, *LDeveryPagePos;
11   bus *LDaddrCounter, *INCaddrCounter, *SELmemDataIn, *SELmemAddr;
12   bus *read, *write;
13
14   dRegisterE* newPageId;
15   dRegisterE* newPagePos;
16   dRegisterE* everyPagePos;
17   Comparator* compareNewEvery;
18   Mux* MUX2;
19   upCounterRaE* addrCounter;
20   Memory* memory;
21
22   bus newPageIdOut;      // Internal busses
23   bus newPagePosOut;    bus everyPagePosOut;
24   bus pagePosIncremented; bus addrCounterOut;
25   bus addrCounterIn;
26   bus memAddrBus;       // Memory busses
27   bus memDataBus;       bus memDataOut;
28
29 public:
30   LRUdatapath(bus& rst_, bus& clk_, bus& newPageBus_,
31             bus& LRUUpdaterFree_, bus& Completed_,
32             bus& l_, bus& e_, bus& g_, bus& memEnd_,
33             bus& LDnewPageId_, bus& LDnewPagePos_, bus& LDeveryPagePos_,
34             bus& LDaddrCounter_, bus& INCaddrCounter_,
35             bus& SELmemDataIn_, bus& SELmemAddr_, bus& read_, bus& write_);
36   ~LRUdatapath();
37   void evl();
38   void evlMemory() { memory->evl(); }
39   void initMemory(string filename) { memory->init(filename); }
40   void dumpMemory(string filename) { memory->dump(filename); }
41};
```

LRUdatapath.h

# LRU Datapath


```
4  LRUdatapath::LRUdatapath(bus& rst_, bus& clk_, bus& newPageBus_,
5    bus& LRUUpdaterFree_, bus& Completed_,
6    bus& l_, bus& e_, bus& g_, bus& memEnd_,
7    bus& LDnewPageId_, bus& LDnewPagePos_, bus& LDeveryPagePos_,
8    bus& LDaddrCounter_, bus& INCaddrCounter_,
9    bus& SELmemDataIn_, bus& SELmemAddr_,
10   bus& read_, bus& write_)
11 :
12   rst(&rst_), clk(&clk_),
13   newPageBus(&newPageBus_),
14   LRUUpdaterFree(&LRUUpdaterFree_), Completed(&Completed_),
15   l(&l_), e(&e_), g(&g_), memEnd(&memEnd_),
16   LDnewPageId(&LDnewPageId_), LDnewPagePos(&LDnewPagePos_),
17   LDeveryPagePos(&LDeveryPagePos_),
18   LDaddrCounter(&LDaddrCounter_), INCaddrCounter(&INCaddrCounter_),
19   SELmemDataIn(&SELmemDataIn_), SELmemAddr(&SELmemAddr_),
20   read(&read_), write(&write_)

21 {
22   newPageIdOut.resize(4, 'X'); // Internal busses:
23   newPageIdOut.resize(4, 'X');
24   newPagePosOut.resize(4, 'X');
25   everyPagePosOut.resize(4, 'X');
26   pagePosIncremented.resize(4, 'X');
27   addrCounterOut.resize(4, 'X');
28   addrCounterIn.resize(4, '0');
29   memAddrBus.resize(4, 'X'); // Memory busses:
30   memDataBus.resize(4, 'X'); memDataOut.resize(4, 'X');

31
32   newPageId = new dRegisterE(*newPageBus, *clk, *LDnewPageId, newPageIdOut);
33   newPagePos = new dRegisterE(memDataOut, *clk, *LDnewPagePos, newPagePosOut);
34   everyPagePos = new dRegisterE(memDataOut, *clk, *LDeveryPagePos, everyPagePosOut);
35   compareNewEvery = new Comparator(newPagePosOut, everyPagePosOut, *l, *e, *g);
36   MUX2 = new Mux(newPageIdOut, addrCounterOut, *SELmemAddr, memAddrBus);
37   addrCounter = new upCounterRaE(addrCounterIn, *clk, *rst, *LDaddrCounter,
38                                 *INCaddrCounter, addrCounterOut);
39   memory = new Memory(*rst, *clk, *read, *write, memDataBus, memAddrBus, memDataOut);
40 }
```

LRUdatapath.cpp

# LRU Datapath



LRUcontroller.h    LRUdatapath.h    **LRUdatapath.cpp**    LRUdesignTB.cpp    LRUcontroller.cpp

RTL Description    (Global Scope)

```
3
4 LRUdatapath::LRUdatapath(bus& rst_, bus& clk_, bus& newPageBus_,
5   bus& LRUupdateFree_, bus& Completed_,
6   bus& l_, bus& e_, bus& g_, bus& memEnd_,
7   bus& LDnewPageId_, bus& LDnewPagePos_, bus& LDeveryPagePos_,
8   bus& LDaddrCounter_, bus& INCaddrCounter_,
9   bus& SELmemDataIn_, bus& SELmemAddr_,
10  bus& read_, bus& write_) { ... }
```


```
41
42 void LRUdatapath::evl()
43 {
44     newPageId->evl();
45     memDataBus = pagePosIncremented & *SELmemDataIn;
46     MUX2->evl();
47     memory->evl();
48     newPagePos->evl();
49     everyPagePos->evl();
50     pagePosIncremented = everyPagePosOut + "1";
51     addrCounter->evl();
52     compareNewEvery->evl();
53     *memEnd = ((addrCounterOut == "0000") ? "1" : "0");
54 }
55
56
```

100 %

A yellow callout box points from the text "LRUdatapath.cpp" to the highlighted central processing unit in the logic diagram.

**LRUdatapath.cpp**

# LRU Testbench



```
LRUcontroller.cpp    LRUdatapath.cpp    LRUdesignTB.cpp    utilityFunctions.cpp
RTL Description      (Global Scope)   main()
1 #include "LRUcontroller.h"
2 #include "LRUdatapath.h"
3
4
5 int main ()
6 {
7     int ij;
8     string filename("priority.txt");
9
10    bus clk, rst;
11    bus newPageId(4);
12    bus LRUUpdaterFree, GETnewPageId;
13    bus l, e, g;
14    bus memEnd;
15    bus LDnewPageId;
16    bus LDnewPagePos, LDeveryPagePos;
17    bus LDaddrCounter, INCaddrCounter;
18    bus SELmemDataIn, SELmemAddr;
19    bus read, write;
20    bus co;
21    bus ci(1, '0');
22
23    LRUdatapath* datapath = new LRUdatapath(rst, clk, newPageId,
24                                              LRUUpdaterFree, GETnewPageId,
25                                              l, e, g, memEnd,
26                                              LDnewPageId, LDnewPagePos, LDeveryPagePos,
27                                              LDaddrCounter, INCaddrCounter,
28                                              SELmemDataIn, SELmemAddr,
29                                              read, write);
30
31    LRUcontroller* controller = new LRUcontroller(rst, clk,
32                                              LRUUpdaterFree, GETnewPageId,
33                                              l, e, g, memEnd,
34                                              LDnewPageId, LDnewPagePos, LDeveryPagePos,
35                                              LDaddrCounter, INCaddrCounter,
36                                              SELmemDataIn, SELmemAddr,
37                                              read, write);
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
```

LRUdesignTB.cpp

# LRU Testbench

The screenshot shows a software interface for a digital design project. At the top, there are tabs for "classVectorPrimitives.cpp", "LRUcontroller.h", "LRUdatapath.h", "LRUdatapath.cpp", and "LRUdesignTB.cpp". The "LRUdesignTB.cpp" tab is currently selected, indicated by a yellow border around the code area.

The code itself is a C++ file containing an RTL (Register-Transfer Level) description. It includes comments and several sections of code. A yellow callout box points from the text "LRUdesignTB.cpp" to the tab at the top of the code editor.

```
37 // memory and controller resetting
38 rst = "1";
39 datapath->evlMemory();
40 controller->evl();
41 rst = "0";
42
43 // Initialize memory and dump
44 datapath -> initMemory (filename);
45 cout << "Initial memory contents: " << "\n";
46 datapath -> dumpMemory ("beforeFile.txt");
47
48 do{
49     cout << "Enter 4 bits for the accessed page number: "; cin >> newPageId;
50     GETnewPageId = "1";
51     do{
52         clk = "P";
53
54         datapath -> evl();
55         controller -> evl();
56
57         } while (LRUupdateFree == "0");
58         GETnewPageId = "0";
59
60         cout << "LRU memory contents after page " << newPageId << " is accessed:" << "\n";
61         datapath -> dumpMemory("afterFile.txt");
62         cout << "\n" << "Continue (0 or 1)?"; cin >> ij;
63
64     }while (ij >0);
65
66
67 }
```

A small "100 %" icon is visible at the bottom left of the code editor window.

LRUdesignTB.cpp

# LRU Output

```
C:\WINDOWS\system32\cmd.exe
Initial memory contents:
listing follows:
0: 0001
1: 0000
2: 0010
3: 1101
4: 0100
5: 0011
6: 0101
7: 1000
8: 1001
9: 0111
10: 1010
11: 1100
12: 1111
13: 0110
14: 1011
15: 1101
Enter 4 bits for the accessed page number: 1000
LRU memory contents after page 1000 is accessed:
listing follows:
0: 0010
1: 0001
2: 0011
3: 1101
4: 0101
5: 0100
6: 0110
7: 1001
8: 0000
9: 1000
10: 1010
11: 1100
12: 1111
13: 0111
14: 1011
15: 1101
Continue <0 or 1>?
```

# RT Level Modeling with C/C++

## ④ RTL Principles

- Elements of datapath
- Elements of control unit

## ⑤ Bus Communications

## ⑥ Utility functions

## ⑦ Bus operations

- Array Attributes
- Logical Operations
- Adding Operations
- Relational Operations
- IO Operations

## ⑧ Basic Elements of RTL

- Combinational Elements
- Registers and Counters
  - Functional register
  - dRegister
  - dRegisterE
  - dRegisterRaE
  - upCounter
  - upCounterRaE

## • Memory Structure

## • Controller FSM

## • Controller 11011

## ⑨ RTL design example1: LRU

- LRU structure
- LRU Modeling
  - Controller
  - Ordered instantiation

## ⑩ RTL design example 2: Exponential Circuit

- Exponential Circuit Datapath
- Exponential Circuit Controller

# RTL Example 2: Exponential Circuit

- The circuit calculates  $e^x$  using Taylor expansion.
- The input is an 8-bit fixed-point number.
- The output is a 10-bit fixed-point number including 2 integer bits and 8 fractional bits.
- The circuit receives  $x$  as the input with the pulse on the start signal.
- The calculation continues for 8 iterations.
- When the result becomes ready, done signal will be issued.

# Input-output Range


- With 8 bit input size,  $x$  is in the range between 0.00000000 for the smallest and 0.11111111 for the largest value.
- Smallest output = 1 when  $e^0$
- Largest output = 10.1010111 (2.68357) when  $e^1$

# Taylor Series

$$e^x = \sum_{k=0}^{\infty} \frac{x^k}{k!}$$

```
e = 1;  
a = 1;  
for( i = 1; i < n; i++ )  
{  
    a = a * x * ( 1 / i );  
    e = e + a;  
}
```

# Exponential Circuit Datapath



```
EXPdatapath.cpp EXPcontroller.cpp EXPdesignTB.cpp EXPdatapath.h EXPcontroller.h
Exponential expDatapath
{
    bus *clk, *rst, *read;
    bus *loadExponent, *rstExponent;
    bus *loadTerm, *initTerm, *rstTerm;
    bus *selTableData;
    bus *rstResultReg, *initResultReg, *loadResultReg;
    bus *enCounter, *rstCounter, *initCounter;
    bus *x, *co, *addr, *result;

    dRegisterRaE* expReg;
    dRegisterRaE* termReg;
    dRegisterRaE* resultReg;

    Adder* Add;
    Multiplier* Mult;
    Mux* M1;
    Memory* fractionsMemory;
    upCounterRsE* indexCounter;

    // internal busses
    bus exponent;
    bus exponentInput;
    bus term;
    bus termInput;
    bus resultInput;
    bus addUpperInput;
    bus addResult;
    bus multUpperInput;
    bus multResult;
    bus tableData;
    bus memDatabus;
    bus countValue;
    bus initialCount;

    bus addCi, addCo, write;
    bus enableExponent;
    bus enableTermReg;
    bus enableResultReg;

public:
}
```


1-a = a\*x  
2- multresult= a\*1/i

Third register for saving partial result

ROM for 1/i

EXPdatapath.h

# Exponential Circuit Datapath




The image shows a complex digital circuit design for an exponential datapath. The circuit is composed of numerous logic gates, primarily AND and OR gates, connected to various buses and registers. A large central red rectangle represents a memory or look-up table component. The circuit has multiple input paths labeled A, B, C, D, E, F, G, and H, which feed into the main logic. The output paths include W, X, Y, and Z. The code in the editor corresponds to the EXPdatapath.h header file, which defines the class structure for this datapath.

```
EXPdatapath.h
44 public:
45     expDatapath(bus &clk, bus &rst, bus &read,
46                 bus &loadExponent, bus &rstExponent,
47                 bus &loadTerm, bus &initTerm, bus &rstTerm,
48                 bus &selTableData,
49                 bus &rstResultReg, bus &initResultReg, bus &loadResultReg,
50                 bus &enCounter, bus &rstCounter, bus &initCounter,
51                 bus &x, bus &co, bus &result);
52     ~expDatapath();
53     void evl();
54     void evlMemory() { fractionsMemory -> evl(); }
55     void initMemory (string filename) { fractionsMemory -> init(filename); }
56     void dumpMemory (string filename) { fractionsMemory -> dump(filename); }
57 };
58
59
60
61 
```

EXPdatapath.h

# Exponential Circuit Datapath



# Exponential Circuit Datapath

```
EXPdatapath.cpp  EXPcontroller.cpp  EXPdesignTB.cpp  EXPdatapath.h  EXPcontroller.h
Exponential  (Global Scope)

2  expDatapath::expDatapath(bus &clk_, bus &rst_, bus &read_,
3    bus &loadExponent_, bus &rstExponent_,
4    bus &loadTerm_, bus &initTerm_, bus &rstTerm_,
5    bus &selTableData_,
6    bus &rstResultReg_, bus &initResultReg_, bus &loadResultReg_,
7    bus &enCounter_, bus &rstCounter_, bus &initCounter_,
8    bus &x_, bus &co_, bus &result_)
9    :
10   clk(&clk_), rst(&rst_), read(&read_),
11   loadExponent(&loadExponent_), rstExponent(&rstExponent_),
12   loadTerm(&loadTerm_), initTerm(&initTerm_), rstTerm(&rstTerm_),
13   selTableData(&selTableData_),
14   rstResultReg(&rstResultReg_), initResultReg(&initResultReg_),
15   loadResultReg(&loadResultReg_),
16   enCounter(&enCounter_), rstCounter(&rstCounter_), initCounter(&initCounter_),
17   x(&x_), co(&co_), result(&result_)
18
19 {
20   // internal buses:
21   exponent.assign      ("XXXXXXXX");
22   exponentInput.assign ("XXXXXXXX");
23   term.assign          ("XXXXXXXX");
24   termInput.assign     ("XXXXXXXX");
25   resultInput.assign   ("XXXXXXXXXX");
26   addResult.assign    ("XXXXXXXXXX");
27   addUpperInput.assign ("XXXXXXXXXX");
28   multResult.assign   ("XXXXXXXXXXXXXXXXXX");
29   multUpperInput.assign("XXXXXXXXXX");
30   tableData.assign    ("XXXXXXXX");
31   memDatabase.assign  ("XXXXXXXX");
32   countValue.assign   ("XXXX");
33   initialCount.assign ("0001");
34
35   addCi = "0";
36
37   expReg = new dRegisterRaE (exponentInput, *clk, *rst, enableExponent, exponent);
38
39   termReg = new dRegisterRaE
40           (termInput, *clk, *rst, enableTermReg, term);
41
42   M1 = new Mux(tableData, exponent, *selTableData, multUpperInput);
```

EXPdatapath.cpp

Expand to their  
required size


# Exponential Circuit Datapath

```
EXPdatapath.cpp EXPcontroller.cpp EXPdesignTB.cpp EXPdatapath.h EXPcontroller.h
Exponential (Global Scope)
34
35
36
37     addCi = "0";
38
39     expReg = new dRegisterRaE (exponentInput, *clk, *rst, enableExponent, exponent);
40
41     termReg = new dRegisterRaE
42         (termInput, *clk, *rst, enableTermReg, term);
43
44     M1 = new Mux(tableData, exponent, *selTableData, multUpperInput);
45
46     resultReg = new dRegisterRaE
47         (resultInput, *clk, *rst, enableResultReg, *result);
48
49     indexCounter = new upCounterRsE
50         (initialCount, *clk, *rstCounter, *initCounter, *enCounter, count);
51
52     fractionsMemory = new Memory
53         (*rst, *clk, *read, write, memDatabus, countValue, tableData, 16);
54
55     Mult = new Multiplier(term, multUpperInput, multResult);
56
57     Add = new Adder(addUpperInput, *result, addCi, addCo, addResult);
}
```

## EXPdatapath.cpp

Some control signals are direct from controller, some is formed by oring several signals from the controller

# Exponential Circuit Datapath




The background of the slide features a complex digital circuit diagram, likely an RTL model of an exponential datapath. It consists of numerous logic gates (AND, OR, NOT), multiplexers, and registers, all interconnected in a hierarchical structure. The circuit is primarily composed of red and purple components, with some blue and yellow highlights. A large central red rectangle represents a major block, possibly a multiplier or a register file. Inputs and outputs are labeled with letters like A, B, C, D, E, F, G, X, Y, and Z.

```
EXPdatapath.cpp EXPcontroller.cpp EXPdesignTB.cpp EXPdatapath.h EXPcontroller.h
Exponential expDatapath expDatapath(bus & clk_, bus & rst_, bus & result)
57 void expDatapath::evl()
58 {
59     enableExponent = (*loadExponent | *rstExponent);
60     exponentInput = (*loadExponent == "1") ? *x :
61                     (*rstExponent == "1") ? "00000000" : "XXXXXXXX";
62     expReg -> evl();
63
64     fractionsMemory -> evl();
65
66     indexCounter -> evl();
67     *co = ((countValue < "1000")? "0": "1");
68
69     M1 -> evl();
70
71     Mult -> evl();
72
73     termInput = ( (*loadTerm == "1") ? multResult.range(15, 8) :
74                   (*initTerm == "1") ? "11111111" :
75                   (*rstTerm == "1") ? "00000000" : "XXXXXXXX");
76     enableTermReg = (*loadTerm | *initTerm | *rstTerm );
77     termReg -> evl();
78
79     addUpperInput = ("00", term);
80     Add -> evl();
81
82     resultInput = ( (*loadResultReg == "1")? addResult :
83                     (*initResultReg == "1")? "0100000000" :
84                     (*rstResultReg == "1") ? "0000000000" : "XXXXXXXXXXXX");
85     enableResultReg = (*loadResultReg | *initResultReg | *rstResultReg);
86     resultReg -> evl();
87
88 }
89 }
```


EXPdatapath.cpp

The ordering of  
functions is important

# Exponential Circuit Controller



# Exponential Circuit Controller



The background of the slide features a complex digital circuit diagram. It consists of various logic gates (AND, OR, NOT) and bus structures. Inputs labeled A, B, C, D, E, F, G enter the circuit. Internal nodes include W, X, Y, and Z. A large red rectangular block represents a central processing unit or memory. The entire circuit is overlaid with a yellow dashed border.


EXPdatapath.cpp EXPDesign.cpp EXPdesignTB.cpp EXPdatapath.h EXPcontroller.h

(Global Scope)

```
1 #include "classVectorPrimitives.h"
2 #include <string>
3 using namespace std;
4
5 class expController{
6     bus *rst, *clk;
7     bus *start, *co, *read;
8     bus *loadExponent, *rstExponent, *loadTerm;
9     bus *initTerm, *rstTerm;
10    bus *selTableData;
11    bus *rstResultReg, *initResultReg, *loadResultReg;
12    bus *enCounter, *rstCounter, *initCounter;
13    bus *busy, *done;
14    int Nstate, Pstate;
15 public:
16     expController(bus& rst, bus& clk,
17                 bus& start, bus& co, bus &read,
18                 bus& loadExponent, bus& rstExponent,
19                 bus& loadTerm, bus& initTerm, bus& rstTerm,
20                 bus& selTableData,
21                 bus& rstResultReg, bus& initResultReg, bus& loadResultReg,
22                 bus& enCounter, bus& rstCounter, bus& initCounter,
23                 bus& busy, bus& done);
24     ~expController();
25     void evl ();
26 };
27
28
```

EXPcontroller.h

# Exponential Circuit Controller




```
EXPdatapath.h EXPcontroller.h EXPDesign.h EXPdatapath.cpp EXPcontroller.cpp + X
+ Exponential expController
2 expController::expController (bus& rst_, bus& clk_,
3   bus& start_, bus& co_, bus& read_,
4   bus& loadExponent_, bus& rstExponent_,
5   bus& loadTerm_, bus& initTerm_, bus& rstTerm_,
6   bus& selTableData_,
7   bus& rstResultReg_, bus& initResultReg_, bus& loadResultReg_,
8   bus& enCounter_, bus& rstCounter_,
9   bus& initCounter_, bus& busy_, bus& done_)
10  :
11    rst(&rst_), clk(&clk_),
12    start(&start_), co(&co_), read(&read_),
13    loadExponent(&loadExponent_), rstExponent(&rstExponent_),
14    loadTerm(&loadTerm_), initTerm(&initTerm_), rstTerm(&rstTerm_),
15    selTableData(&selTableData_),
16    rstResultReg(&rstResultReg_), initResultReg(&initResultReg_),
17    loadResultReg(&loadResultReg_),
18    enCounter(&enCounter_), rstCounter(&rstCounter_), initCounter(&initCounter_),
19    busy(&busy_), done(&done_)
20  {
21    Nstate = 0;
22    Pstate= 0;
23  }
24
25 void expController::evl () {
26   *loadExponent = "0";
27   *rstExponent = "0";
28   *loadTerm = "0";
29   *initTerm = "0";
30   *rstTerm = "0";
31   *selTableData = "0";
32   *rstResultReg = "0";
33   *initResultReg = "0";
34   *loadResultReg = "0";
35   *enCounter = "0";
36   *rstCounter = "0";
37   *initCounter = "0";
38   *busy = "0";
39   *done = "0";
40   *read = "0";
41 }
42 
```

EXPcontroller.cpp

Control signals are set  
to inactive values

# Exponential Circuit Controller



```
EXPdatapath.h EXPcontroller.h EXPDesign.h EXPdatapath.cpp EXPcontroller.cpp + X
Exponential expController
void expController::evl () {
    *loadExponent = "0";
    *rstExponent = "0";
    *loadTerm = "0";
    *initTerm = "0";
    *rstTerm = "0";
    *selTableData = "0";
    *rstResultReg = "0";
    *initResultReg = "0";
    *loadResultReg = "0";
    *enCounter = "0";
    *rstCounter = "0";
    *initCounter = "0";
    *busy = "0";
    *done = "0";
    *read = "0";

    switch (Pstate){
        case 0: //INITIALIZE
            if( *start == "0" ) Nstate = 0;
            else Nstate = 1;
            break;
        case 1: //WAIT_ON_START
            if( *start == "0" ) Nstate = 2;
            else Nstate = 1;
            break;
        case 2: //CALC_NEXT_TERM_1
            Nstate = 3;
            break;
        case 3: //CALC_NEXT_TERM_2
            Nstate = 4;
            break;
        case 4: //ADD_NEW_TERM
            if( *co == "0" ) Nstate = 2;
            else Nstate = 5;
            break;
        case 5: //CALC_COMPLETE: begin
            if(*start == "0") Nstate = 0;
            else Nstate = 1;
            break;
    }
}
```

EXPcontroller.cpp

Switch Case for setting  
Nstate

# Exponential Circuit Controller

```
EXPdatapath.h EXPcontroller.h EXPDesign.h EXPdatapath.cpp EXPcontroller.cpp evl0
67 switch (Pstate){
68     case 0 : //INITIALIZE
69         *rstExponent = "1"; *rstTerm = "1";
70         *rstResultReg = "1"; *rstCounter = "1";
71         break;
72     case 1: //WAIT_ON_START
73         *loadExponent = "1";
74         *initResultReg = "1";
75         *initTerm = "1";
76         *initCounter = "1";
77         *enCounter = "1";
78         break;
79     case 2: //CALC_NEXT_TERM_1
80         *busy = "1";
81         *selTableData = "1";
82         *loadTerm = "1";
83         break;
84     case 3 : //CALC_NEXT_TERM_2
85         *read = "1";
86         *busy = "1";
87         *loadTerm = "1";
88         *enCounter = "1";
89         break;
90     case 4: //ADD_NEW_TERM
91         *loadResultReg = "1";
92         *busy = "1";
93         break;
94     case 5: //CALC_COMPLETE
95         *done = "1";
96         *busy = "0";
97         break;
98 }
99 if (*rst == "1") Pstate = 0;
100 else if (*clk == "P") Pstate = Nstate;
101
102 }
```

EXPcontroller.cpp

Switch for issuing  
control signals

Getting pstate ready  
for the next clock  
cycle

# Exponential Circuit Design

The image shows a complex digital circuit design in the background, featuring numerous logic gates (AND, OR, NOT) and buses, all interconnected. In the center, there is a large red rectangular block representing a module or component. A yellow dashed rectangle highlights the 'EXPDesign.h' file, which is open in a code editor window. A blue callout box points to the line containing the declaration of pointers to 'expDatapath' and 'expController' classes.

```
#include "expController.h"
#include "expDatapath.h"

class expDesign
{
    bus *clk, *rst, *start;
    bus *x;
    bus *result;
    bus *busy, *done;


    // internal nodes
    bus loadExponent, rstExponent;
    bus loadTerm, initTerm, rstTerm;
    bus selTableData;
    bus rstResultReg, initResultReg, loadResultReg;
    bus enCounter, rstCounter, initCounter;
    bus co, read;

    // module
    expDatapath* DP;
    expController* CT
public:
    expDesign ( bus &clk, bus &rst, bus &start, bus &x,
                bus &result, bus &busy, bus &done);
    ~expDesign();
    void evl();
    void initialize (const string& filename);
};
```

EXPDesign.h

Controller and  
datapath class  
pointers

# Exponential Circuit Design



```
#include "expDesign.h"

expDesign::expDesign(bus &clk_, bus &rst_, bus &start_, bus &x_, bus &result_,
                     bus &busy_, bus &done_):
    clk(&clk_), rst(&rst_), start(&start_), x(&x_), result(&result_),
    busy(&busy_), done(&done_)

{
    DP = new expDatapath(*clk, *rst, read,
                         loadExponent, rstExponent, loadTerm, initTerm, rstTerm,
                         selTableData,
                         rstResultReg, initResultReg, loadResultReg,
                         enCounter, rstCounter, initCounter,
                         *x, co,*result);
    CT = new expController (*rst, *clk, *start, co, read,
                           loadExponent, rstExponent, loadTerm, initTerm, rstTerm,
                           selTableData,
                           rstResultReg, initResultReg, loadResultReg,
                           enCounter, rstCounter, initCounter,
                           *busy, *done);
}


void expDesign::evl()
{
    DP -> evl();
    CT -> evl();
}

void expDesign::initialize(const string& filename)
{
    //resetting
    *rst = "1";
    DP -> evlMemory();
    DP -> evl();
    CT -> evl();
    *rst = "0";
    //Initialize fractionsMemory and dump
    DP -> initMemory (filename);
    DP -> dumpMemory ("beforeFile.txt");
}
```

**EXPcontroller.cpp**

Resets the memory  
and initializes  
datapath and  
controller units

# Exponential Circuit Design



The screenshot shows a complex digital circuit design in the background, featuring numerous logic gates, registers, and memory components. In the foreground, a code editor window displays C++ code for a testbench. A yellow callout box highlights the file name **EXPdesignTB.cpp**.

```
#include "expDesign.h"
int main ()
{
    int ij = 0;

    string filename("coefficient.txt");

    bus clk, rst, start, done, busy;
    bus x(8);
    bus result(10);

    // module instantiation
    expDesign *EXP = new expDesign(clk, rst, start, x, result, busy, done);

    EXP -> initialize(filename);

    do {
        cout << "Enter 8 bits for input data: " >> x;
        cout << endl;
        start ="1";
        do{
            clk = "P";
            EXP -> evl();
            start ="0";
        } while (done == "0");
        cout << "exp^(0." << x << ") = "
        << result.range(7,0) << "\n";
        cout << endl << "exp^( " << fval(x) << " ) = "
        << double(result.range(9,8).ival()) + fval(result.range(7,0)) << "\n";
        cout << "\n" << "Continue (0 or 1)?";
        cin >> ij;
    } while (ij >0);
}
```

# Exponential Circuit Design

```
c:\ C:\WINDOWS\system32\cmd.exe
Enter 8 bits for input data: 00000000
exp^(0.00000000) = 01.00000000
exp^(0) = 1
Continue (0 or 1)?1
Enter 8 bits for input data: 11111111
exp^(0.11111111) = 10.10101111
exp^(0.996094) = 2.68359
Continue (0 or 1)?
```

# Summary

- Developing utilities for bus classes
- Utilities are used for developing components for design of circuit at the RTL
- Ordering the operations is a key point to correct simulation
- Complete RTL Design: LRU
- Complete RTL Design: Exponential Circuit