

• Procedural Languages for Hardware Modeling • Types and Operators for Logic Modeling **Basic Logic Simulation** Logic functions Function overloading Passing logic functions Using default values Building higher level structures Handling 4-value logic Logic vector Sequential circuit modeling Using pointers for logic vectors

 Enhanced logic simulation with timing

- Using struct for timing and logic
- Gates that handle timing Utility functions Timing in logic structures Overloading logical operators Using Boolean expressions

 More Functions for Wires and Gates

- Gate classes
- Carrier generic modeling Compatible scalar and vector

© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

Containing Event Based Timing

To include in wires

To include in gates Gate-based structures Gate pointers and objects Wire and gate vectors

Inheritance in Logic Structures

A generic gate definition Gates to include timing Building structures from objects Hierarchal Modeling of Digital Components
 Wire functionalities
 Gate functionalities
 Polymorphic gate base
 Virtual functions
 Functions overwriting
 Flip flop description hierarchal

© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

• Procedural Languages for Enhanced logic simulation Hardware Modeling with timing • Types and Operators for Using struct for timing and Logic Modeling logic Gates that handle timing o Basic Logic Simulation **Utility functions** Logic functions Timing in logic structures **Function overloading Overloading logical operators** Passing logic functions Using Boolean expressions Using default values **Building higher level** • More Functions for Wires structures and Gates Handling 4-value logic **Gate classes** Logic vector **Carrier centric modeling** Sequential circuit modeling Compatible scalar and vector Using pointers for logic vectors

© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++



C++ Environment



C++ Environment

	Git.	C:\WINDOWS\syste	em32\cmd.exe		×	
E F G	Starting Simulation Enter A: 4 Enter B: 7 Add result is: 11 Press any key to continue				^	
<u> </u>						-8
<u> </u>						-1
					~	

D

Y

© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

D

в

C

• Procedural Languages for • Enhanced logic simulation Hardware Modeling with timing • Types and Operators for Using struct for timing and Logic Modeling logic Gates that handle timing Basic Logic Simulation **Utility functions** Logic functions Timing in logic structures **Function overloading Overloading logical operators** Passing logic functions **Using Boolean expressions** Using default values **Building higher level** • More Functions for Wires structures bbbbbbband Gates Tbbbbbbbb Handling 4-value logic **Gate classes** Logic vector **Carrier centric modeling** Sequential circuit modeling Compatible scalar and vector Using pointers for logic vectors

© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

Types and Operators for logic Modeling

Group	Type names	Note on size/Precision	
Character Types	Char	Exactly one byte in size. At least 8 bits	
	Signed Char	Same size as char. At least 8 bits	F
Integer Types (signed)	Signed Int	At least 16 bits	
	Unsigned Char	Same size as char. At least 8 bits	
Integer Types (unsigned)	Unsigned Int	At least 16 bits	
	Float		
Floating-point Type	Double	Precision not less than float	-
	Long Double	Precision not less than float	
Boolean Type	Bool		
Void Type	Void	No storage	

D

Y

© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

D

B

Using Boolean Type



Types and Operators for Logic Modeling

в



Using Enumerators

в

12



D

Using Enumerators

B

13



D

Waveform Generation



Types and Operators for Logic Modeling

	String Character.cpp String Characters 17 ■ bool c 22 23 ■ bool o	→ × +ar2bool (char c) { peration (string fn.	(Global Scope) } , bool in1, bool in2) {	 ♥ operation(string fn, bool } 	in1, bool in2) ▼ ‡		
	32 33 ⊡int ma 34 { 35 st 36 st 37 in 38 bo	<pre>in () ring i1Seq, i2Seq; ring logic; t i, i1Len, i2Len, (ol i1=0, i2=0, out=(</pre>	putLen; 0;	Str	ring Characte	er.cpp	
Out wave input	239 40 40 41 .put the form for sequence	<pre>il go(1); ile (go) { cout << "Enter log cin >> logic >> i; i1Len=wave (i1Seq) i2Len=wave (i2Seq) outLen = MIN (i1Le)</pre>	gic type and input sequence LSeq >> i2Seq;); en, i2Len);	MIN macro calculating output waveform length			
	46 47 48 49 50	for (i=0; i <outler i1 = char2boo i2 = char2boo out=operation</outler 	<pre>cten, 0); n; i++) { l (i1Seq[i]); l (i2Seq[i]); (logic, i1,i2);</pre>	Apply a certain logic operation			=
	51 52 53 54 55	<pre>outSeq[i] = ou } outLen=wave (outSecout << "Enter 0 f</pre>	ut ? '1' : '0'; eq); cout << '\n'; to end:"; cin >> go;	Output the waveform for output sequence			
	56 re 57 } 58 100 % - ◀	turn 0;	2014-2019, Zainalabeo	lin Navabi - Logic Simulatic	on with C/C++		

Types and Operators for Logic Modeling



Enter 0 to end:0 Press any key to continue . . .

© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

o Procedural Languages for • Enhanced logic simulation Hardware Modeling with timing • Types and Operators for Using struct for timing and Logic Modeling logic Gates that handle timing **Basic Logic Simulation Utility functions** Logic functions Timing in logic structures **Function overloading Overloading logical operators** Passing logic functions **Using Boolean expressions** Using default values Building higher level • More Functions for Wires structures bobbbbband Gates Tobbbbbbbbbb Handling 4-value logic **Gate classes** Logic vector **Carrier centric modeling** Sequential circuit modeling Compatible scalar and vector Using pointers for logic vectors

© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

Basic Logic Simulation



D

D

Y

B

Logic Functions

D

Y

B

19

primitiv	es.cpp +⊨ × logi	cGates.cpp				<u>·</u>	
🔁 Logi	c Simulation	•	(Global Scope)	•		▼	
	5 0001 and (4 { 5 return 6 }	(a && b);				Î de la	
1	7 8 ⊞bool or (b 2 3 ⊞bool not (<pre>pool a, bool b) { pool a) { } </pre>	}		Primi	tives.cpp	
1 1 2	7 8 ⊞bool nand	(bool a, bool b)	{ }]			0-7-0-0-	
2	3	pool a, bool b)	{ }				
3	3 ⊡void and (4 { 5 w = a }	oool a, bool b, b && b;	bool& w)	Pass by reference.		Functions ar verloaded f	e or
3	e [] 7 8 ⊞void or (b <mark>2</mark>	ool a, bool b, bo	pol& w) { }	Value can be returned via	v v	arious type	of
444	3 void not (7 8 	(bool a, bool& w)	{ }	this argument		vector forma	at
5	3	oool a, bool b, b oool a, bool b, b	cool& w) { }			1	
- 6 6 6	2 3 ⊟bool logic 4 1 5 bool w	(bool a, bool b,	, void (*f) (bool,	bool, bool&))	Function pointer is	passing. Fur s passed to	nction logic
6	6 (*f) (7 return 8 }	a, b, w); (w);			asa	an argument	
100 %	•	0	2014-2019 7ai	nalahedin Navahi - Lo	nic Simulation v	with C/C++	

D

Y

Using Default Values



© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

D

D

Y

B

Building Higher Level Structures



Building Higher Level Structures



4-value Logic

23



D

Y

ValueDescription0Forcing 0 or Pulled 01Forcing 1 or Pulled 1ZFloat or High ImpedanceXUninitialized or Unknown

Four-Value Logic System

© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

Handling 4-value Logic





D

Y

© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

25

в

Handling 4-value Logic

characte	erPrimitives.cpp 🕘 🗙 characterFui	(Clobal Score)			
	acterLogic . 1 #include "characterPrimi	tives.h"	•	÷	
	3 ⊡char and (char a, char b 4 │{)		÷ •	
	<pre>5 6 6 6 6 6 7 8 8 8 6 7 8 7 8 7 8 7 8 7 8</pre>	')) return '0'; b=='1')) return '1';		CharacterPrimitives.cpp	
	9 Ø ⊞char or (char a, char b) 6	{ }			
	7 ⊞char not (char a) { 3	}		- 	
2/	<mark>4</mark> ⊞char tri (char a, char o 9) { }			
30 31	0 ⊡char resolve (char a, ch 1 {	ar b)		Deriver and the set	
3 3 3 3	<pre>if (a=='Z' a==b) else if (b=='Z') ret else return 'X'; }</pre>	return b; urn a;		is that we have to	
3) 31	6 7 ⊞char xor (char a, char b a) { }		generate our own	
	4 ⊡void fullAdder (char a,	char b, char ci, char & co, char &	sum)	logical functions.	
	6 char axb, ab, abc;		7	This happens one	
4	axb = xor (a, b); ab = and (a, b);			and can easily be	
50	<pre>abc = and (axb, ci); co = or (ab, abc);</pre>			reused.	
5	<pre>2 sum = xor (axb, ci); 3 }</pre>				
5	4 5				
100 %	- ∢				

D

Y

D

Handling 4-value Logic



в







W

в

C

B1

Y

Ester 2 bits of a		(system 52 (cmu.exe	
Enter 8 bits of a Enter 8 bits of b Enter 1 bits of s two20neMux using aU: 11001111 bU: 01110001 wU: 01110001 two20neMuxB using	0: 11001111 W: 01110001 elV: 1 and, or, not		
aV: 11001111 bV: 01110001 wV: 01110001			P-9
Continue (0 or 1) Enter 8 bits of a Enter 8 bits of b Enter 1 bits of s two20neMux using aV: 11001111 bV: 01110001	?1 V: 11001111 V: 01110001 elV: 0 and, or, not		
wU: 11001111 two20neMuxB using aU: 11001111 bU: 01110001 wU: 11001111	?:		6

D

Y

M

D

B



B





Sequential Circuit Modeling



Sequential Circuit Modeling




B



B





D

Y

© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

B

pointerFur	nctionsFileData.h	pointerPrimitives.h 👳 🗙 poir	nterPrimitives.cpp	pointerFunct	ionsFileData.cpp	-
💁 Pointer	Logic File Data	 (Global Scope) 	•	·		-
1	void and (char void or (char a void not (char	a, char b, char & w); , char b, char & w); a char & w):				÷ 1 1
4	void tri (char void tri (char void resolve (c	a, char c, char & w); har a, char c, char & w);			pointerPri	mitives h
7 -6 9 -10 -11 12	void and (char* void or (char * void not (char void tri (char void resolve (c	a, char* b, char* w); a, char *b, char *w); *a, char *w); *a, char *c, char *w); har *a, char *b, char *w);			pointerri	
13 14 15	void mux8Std2TO void mux8Tri2TO	1 (char*, char*, char*, ch 1 (char*, char*, char*, ch	ar); ar, char);			-
				Po	ointers 7	
				< ins	tead of >	
				a	rrays	

Y

D

© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

B





B



	outdata.tst ×	
	All vector lengths are 8 bits.	
	Std Mux: 11001111 Tri Mux: ZZZZZZZ	Outdata.tst
G	Inputs are a, b vectors and sel, oe bits: 11110001 00010101 0 1 Std Mux: 11110001 Tri Mux: 11110001	
99	Inputs are a, b vectors and sel, oe bits: 10101011 11110000 1 0 Std Mux: 11110000 Tri Mux: 22222222	
	Inputs are a, b vectors and sel, oe bits: 11001111 11001100 1 1 Std Mux: 11001100 Tri Mux: 11001100	
	Inputs are a, b vectors and sel, oe bits: 11110000 11101010 1 1 Std Mux: 11101010 Tri Mux: 11101010	
	Inputs are a, b vectors and sel, oe bits: 00111110 00110011 0 0 Std Mux: 00111110 Tri Mux: ZZZZZZZZ	
	Inputs are a, b vectors and sel, oe bits: 01110001 00101001 1 0 Std Mux: 00101001 Tri Mux: ZZZZZZZZ	
Y	Inputs are a, b vectors and sel, oe bits: 00001110 01010101 0 1 Std Mux: 00001110 Tri Mux: 00001110	

© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

D

Y

B

Logic Simulation with C/C++

• Procedural Languages for **Enhanced logic simulation** \bigcirc with timing Hardware Modeling • Types and Operators for Using struct for timing and Logic Modeling logic Gates that handle timing o Basic Logic Simulation **Utility functions** Logic functions Timing in logic structures **Function overloading Overloading logical operators** Passing logic functions **Using Boolean expressions** Using default values **Building higher level** • More Functions for Wires structures Handling 4-value logic **Gate classes** Logic vector **Carrier centric modeling** Sequential circuit modeling Compatible scalar and vector Using pointers for logic vectors

© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++



Gates that Handle Timing



© 2014-2019, Zainalabedin Navabi - Logic Simulation with 📿 🖛

D

Y

B

Utility Functions

D

Y

B

49 D

Timed Logic Structs (Global Scope) @#include "timedPrimitives.h" #include "timedFunctions.h" #include "timedFunctions.h" 	
#define MAX(a,b)a>b?a:b; #define MIN(a,b)a <b?a:b;< th=""><th>timedFunctions.cp</th></b?a:b;<>	timedFunctions.cp
<pre>Provid getVect (string vectorName, int numBits, tlogic values[]) { //order according to bit significance string valuesS; int i, bits, delay; cout << "Enter " << numBits << " bits of " << vectorName << ": "; cin >> valuesS; bits = MIN (valuesS.length(), numBits); // if fewer are entered cout << "Enter vector delay: "; cin >> delay; for (i=bits-1; i>=0; i) { values[i].logic = char(valuesS[bits-1-i]); // reverse bits // values[i].time = delay; // (*(values+i)).time = delay; // values(i) -> time = delay; // signal // signal</pre>	Entered: 1011 ValuesS: 1011 Values: 1101
<pre>22 23</pre>	This method starts from bit 0 and treat bit 0 as logical LSB
46 void nBitAdder (tlogic a[], tlogic b[], tlogic ci[], tlogic co[], tlogic 100 % - ◀	sum[], int P value

D

Y

D





D

D

Y

B



D

Y

© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

B

	C:\WIND	OWS\system32\cmd.exe	 ×	
Enter number Enter 8 bits Enter vector aV: 10010011 Enter 8 bits Enter vector bV: 11110110 Enter 1 bits Enter vector ci: 1 AT 7 aV: 1001001 bV: 1111011 ci: 1 AT 7 sumV: 1000101 co: 1 AT 12 Enter 0 to ex Press any key	of bits of operations: of aV: 10010011 delay: 3 AT 3 of bV: 11110110 delay: 5 AT 5 of ci: 1 delay: 7 11 AT 3 10 AT 5 10 AT 31 2 xit: 0 y to continue	: 8		
			 v	

D

Y

© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

B

Λ.

54

C:\WINDOWS\system32\cmd.exe

Enter number of bits of operations: 8 Enter 8 bits of aV: 11111111 Enter vector delay: 3 aV: 11111111 AT 3 Enter 8 bits of bV: 00000000 Enter vector delay: 5 bV: 00000000 AT 5 Enter 1 bits of ci: 1 Enter vector delay: 7 ci: 1 AT 7

aV: 11111111 AT 3 bV: 00000000 AT 5 ci: 1 AT 7 sumV: 00000000 AT 64 co: 1 AT 66

C:4.

Enter 0 to exit: 1 Enter number of bits of operations: 8 Enter 8 bits of aV: 00001111 Enter vector delay: 3 aV: 00001111 AT 3 Enter 8 bits of bV: 00000000 Enter vector delay: 5 bV: 00000000 AT 5

© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

Overloading Logical Operators



D

Overloading Logical Operators



B

Using Boolean Expressions

B



Using Boolean Expressions



Logic Simulation with C/C++

- Procedural Languages for Enhanced logic simulation Hardware Modeling with timing
- Types and Operators for Logic Modeling logic
- Basic Logic Simulation
 - Logic functions Function overloading
 - Passing logic functions
 - Using default values
 - Building higher level
 - structures
 - Handling 4-value logic
 - Logic vector
 - Sequential circuit modeling
 - Using pointers for logic vectors

- Gates that handle timing
- Utility functions Timing in logic structures Overloading logical operators
- Using Boolean expressions
- More Functions for Wires and Gates
 - **Gate classes**
 - Carrier centric modeling
 - Compatible scalar and vector

59

© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++







B

63



© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

D

Y

D

Y

Carrier Centric Modeling



Teeeee

© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

D

Y

B

Classes do not hold values. Since the lines are just pointers, someone else has to declare them and allocate them.

 evl and out are combined and evl does both. Actually, since the outputs are pointers they will just be updated by evl.
 Every invocation of evl puts the internal output values on the evl return value.

Destructor is introduced.

2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++





67

D





B

69

D



) 2014-2019, Zainalabedin Nava<u>bi - Logic Simulation with C/C+</u>+

D

D

B

Gate Classes with Power and Timing Calculation



Gate Classes with Power and Timing Calculation
















© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

D

D

Y

Cav.	C:\V	VINDOWS\system	n32\cmd.exe	- 🗆 🗙
Enter value follo Carry output : Ø Serial output: 1 Feedback: Ø @ 100	wed by C time C 761 C 760 4	for FF Async I	Reset: Ø 50	
Continue? 1 Enter value follo Enter value follo Enter value follo Enter value follo Carry output : Ø Serial output: Ø Feedback: Ø @ 100	wed by @ time wed by @ time wed by @ time wed by @ time @ 761 @ 1110 4	for Serial ing for Serial ing for FF Clock i for FF Async J	put A: 0 550 put B: 0 1100 input: 0 1100 Reset: 0 50	
Continue? 1 Enter value follo Enter value follo Enter value follo Enter value follo Carry output : Ø Serial output: Ø Feedback: Ø @ 120	wed by @ time wed by @ time wed by @ time wed by @ time @ 761 @ 1110 4	for Serial ing for Serial ing for FF Clock i for FF Async F	put A: 0 550 put B: 0 1100 input: P 1200 Reset: 0 50	
Continue? R				

Continue? 0 Activities: Sum: 101; Carry: 101; Feedback: 106

D

Y

© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

v



© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++



D



B





B



D

Y

© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

D

B

Logic Simulation with C/C++

Containing Event Based Timing

- To include in wires
- To include in gates

Gate-based structures Gate pointers and objects Wire and gate vectors

Inheritance in Logic Structures

A generic gate definition
Gates to include timing
Building structures from objects

 Hierarchal Modeling of Digital Components

- Wire functionalities
- Gate functionalities
- Polymorphic gate base

Virtual functions Functions overwriting Flip flop description hierarchal

87

© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

Inheritance in Logic Functions



Inheritance in Logic Functions



89

D

Inheritance in Logic Functions



90

D

Structures from Inherited Gates



Inheritance in Logic Structures



© 2014-2019, Zainalabedin Navabi - Logic Simulation with C/C++

Inheritance in Logic Structures



B

Logic Simulation with C/C++

Containing Event Based Timing

- To include in wires
- To include in gates

Gate-based structures Gate pointers and objects Wire and gate vectors

- Inheritance in Logic Structures
- A generic gate definition Gates to include timing Building structures from

objects

Hierarchal Modeling of Digital Components

- Wire functionalities
- Gate functionalities
- Polymorphic gate base

Virtual functions Functions overwriting Flip flop description hierarchal



D

Wire Functionality

B









B

99

D



D

Edfloat evl(gates* GATE){
GATE->evl();
return GATE->outputControlability;

D

Y

57

58

59

PolymorphismLogicClassesPrimitives.cpp

B



B



Flip Flop Description Hierarchies



D

Flip Flop Description Hierarchies



Flip Flop Description Hierarchal



D

B

Flip Flop Description Hierarchal



Flip Flop Description Hierarchal


Flip Flop Description Hierarchal



109

D

Conclusion

110

This chapter presented:

Procedural Languages for Hardware Modeling
Types and Operators for Logic Modeling
Basic Logic Simulation
Enhanced logic simulation with timing
More Functions for Wires and Gates
Inheritance in Logic Structures
Hierarchal Modeling of Digital Components

Copyright and Acknowledgment

© 2015, Zainalabedin Navabi, System-Level Design and Modeling: ESL Using C/C++, SystemC and TLM-2.0, ISBN-13: 978-1441986740, ISBN-10: 144198674X

Slides prepared by Hanieh Hashemi, ECE graduate student