




# Digital Logic Design

## Lecture 9

**Dr. Navabi**

## 2 FSM & STATE machines



### Sequence detector



3


RTL

datapath controller



1011011

4 Design a seq. detector  
detecting 1011







MOORE

S	0	1	0	1
000	A	A	B	0
001	B	C	B	0
011	C	A	D	0
010	D	C	E	0
110	E	C	B	1

$V_2V_1V_0$	0	1	0	1
000	000	001	0	0
001	011	001	0	0
011	000	010	0	0
010	100	110	0	0
110	101	001	1	0

$V_2V_1V_0$	0	1	0	1
000	000	001	0	0
001	011	001	0	0
011	000	010	0	0
010	100	110	0	0
110	101	001	1	0



- Prob desc.
- STATE diag
- State Tab
- STATE ASSIGN
- TRANSITION TA
- FF TYPE
- EXCITATION

5+



$$D_2 = V_2 + V_1 + V_0$$

$$D_2 D_1 D_0$$

$$D_2 = V_2 + \bar{V}_2(\bar{V}_1 + V_1) + \bar{V}_1 V_1$$

$$D_2 = V_2 + \bar{V}_2(V_1 + \bar{V}_1) + \bar{V}_1 V_1$$

5



Huffman

6 1011 seq det.




	0	1	0	1
00 A	A	B	0	0
01 B	C	B	C	0
11 C	A	D	0	0
10 D	C	B	0	1

$v_1 v_0$	00	01	10	11
$v_1 v_0$	00	10	01	10
$v_1 v_0$	01	01	01	01
$v_1 v_0$	10	10	10	10
$v_1 v_0$	11	11	11	11



$$D_1 = (v_1 \oplus v_0) \cdot \bar{v}_1$$

$$D_0 = (v_1 \oplus v_0) + v_1 \bar{v}_1$$

$$w = v_1 \bar{v}_0$$



7



8 module Moore1011(input clk, rst, j, output w);

reg [2:0] ps, ns;

assign w = (ps == 3'd4) ? 1'b1 : 1'b0;

always @(j, ps) begin

ns = 3'd0;

case (ps)

3'd0: ns = j ? 3'd1 : 3'd0;

3'd1: ns = j ? 3'd1 : 3'd2;

3'd2: if (j) ns = 3'd3; else ns = 3'd0;

3'd3: ns = j ? 3'd4 : 3'd2;

3'd4: ns = j ? 3'd1 : 3'd2;

default: ns = 3'd0;



endcase

end




always @(posedge clk, posedge rst)

if (rst) ps <= 3'd0; else ps <= ns;


endmodule







10



Initialization to:

1	0	0	0	0	0	0	0	0	0	:A
0	1	0	0	0	0	0	0	0	0	:B
0	0	1	0	0	0	0	0	0	0	:C
0	0	0	1	0	0	0	0	0	0	:D