




# Digital Logic Design

## Lecture 7


**Dr. Navabi**

# 2 Lecture 7

## Memory



Combinational



not  
 $w_i \neq f(j_i)$


$$w_i = f(j_i, j_{i-1}, j_{i-2}, \dots)$$

$$w_i = f(j_i, S_i)$$


$$S_{i+1} = g(j_i, S_i)$$

Sequential circuit

3



$\phi$	SR	$\phi^+$
0	00	$\phi$
0	01	$\phi$
0	10	1
0	11	1
1	00	1
1	01	$\phi$
1	10	1
1	11	1




SR	$\phi^+$
00	$\phi$
01	$\phi$
10	1
11	1


CROSS-coupled NOR

Latch, SR

4






C	S	R	Q <sup>t</sup>
1	0	0	Q
1	0	1	0
1	1	0	1
1	1	1	-
0	-	-	Q





C	D	Q <sup>t</sup>
1	0	0
1	1	1
0	-	Q

D-latch  
 Clocked D-latch  
 $Q^t = D$




0 → 15




6 hot



clocked Master-Slave D flip-flop





C	J	K	Q <sup>+</sup>
0	0	0	Q
0	0	1	0
0	1	0	1
0	1	1	$\bar{Q}$

J K Flip Flop


Q	J	K	Q <sup>+</sup>
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$Q^+ = J\bar{Q} + \bar{K}Q$$

Toggle flip flop


Q <sup>+</sup>	T	Q
0	0	0
0	1	1
1	0	1
1	1	0

$$Q^+ = Q \oplus T$$





$Q_3$	$Q_2$	$Q_1$	$Q_0$	$Q_3^+$	$Q_2^+$	$Q_1^+$	$Q_0^+$
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	0
0	0	1	0	0	0	1	1
0	0	1	1	0	1	0	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	1	1
0	1	1	1	0	1	1	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	1
1	0	1	0	1	0	1	1
1	0	1	1	1	1	0	0
1	1	0	0	1	1	0	1
1	1	0	1	1	1	1	0
1	1	1	0	1	1	1	1
1	1	1	1	1	1	0	0





asynch  
count



modulo-16  
up  
synch counter







II

