




Digital Logic Design



Lecture 2




Dr. Navabi

2 TRANSISTORS



$$C_g \sim l \times w$$
$$R_g \sim l/w$$







Sign
EXTENSION



$$\bar{A}_7 \cdot \bar{B}_7 \cdot S_7 + A_7 \cdot B_7 \cdot \bar{S}_7$$

4



overflow detector

5




Nmos #(3,5,7) (d,s,g),

Pmos #(5,7,9) (d,s,g);


#5
#7



TO1, TOΦ, TOZ





6 Build Inverter



a	w
0	1
1	0





$$\begin{aligned}
 w &= \overline{a} \\
 &= \sim a \\
 &= \sim\sim a
 \end{aligned}$$




CMOS

Worst case: '7'

7



8



a	b	w
φ	φ	1
0	1	1
1	φ	1
1	1	0



#10

nand#(10,d).(w,a,b);

$$\begin{aligned}
 w &= \overline{a \cdot b} \\
 &= a \uparrow b \\
 &= \sim(a \& b)
 \end{aligned}$$

```

module mynand(input a,b,
              wire w;
              output w);
supply vdd;
supply φ Gnd;
pmos #7 T1(w,vdd,a);
pmos #7 T2(w,vdd,b);
nmos #5 T4(φ,Gnd,b);
nmos #5 T3(w,φ,a);
endmodule
    
```