

Chapter 2

Logic Simulation with C/C++ Programming Language

Zainalabedin Navabi

Logic Simulation with C/C++

- Procedural Languages for Hardware Modeling
- Types and Operators for Logic Modeling
- Basic Logic Simulation
 - Logic functions
 - Function overloading
 - Passing logic functions
 - Using default values
 - Building higher level structures
 - Handling 4-value logic
 - Logic vector
 - Sequential circuit modeling
 - Using pointers for logic vectors
- Enhanced logic simulation with timing
 - Using struct for timing and logic
 - Gates that handle timing
 - Utility functions
 - Timing in logic structures
 - Overloading logical operators
 - Using Boolean expressions
- More Functions for Wires and Gates
 - Gate classes
 - Carrier generic modeling
 - Compatible scalar and vector


Logic Simulation with C/C++

- Containing Event Based Timing
 - To include in wires
 - To include in gates
 - Gate-based structures
 - Gate pointers and objects
 - Wire and gate vectors
-
- Inheritance in Logic Structures
 - A generic gate definition
 - Gates to include timing
 - Building structures from objects
- Hierarchical Modeling of Digital Components
 - Wire functionalities
 - Gate functionalities
 - Polymorphic gate base
 - Virtual functions
 - Functions overwriting
 - Flip flop description hierachal


Logic Simulation with C/C++

- Procedural Languages for Hardware Modeling
- Types and Operators for Logic Modeling
- Basic Logic Simulation
 - Logic functions
 - Function overloading
 - Passing logic functions
 - Using default values
 - Building higher level structures
 - Handling 4-value logic
 - Logic vector
 - Sequential circuit modeling
 - Using pointers for logic vectors
- Enhanced logic simulation with timing
 - Using struct for timing and logic
 - Gates that handle timing
 - Utility functions
 - Timing in logic structures
 - Overloading logical operators
 - Using Boolean expressions
- More Functions for Wires and Gates
 - Gate classes
 - Carrier centric modeling
 - Compatible scalar and vector

Hardware Modeling



C++ Environment



C++ Environment

```
Starting Simulation ...
Enter A: 4
Enter B: 7
Add result is: 11
Press any key to continue . . .
```

Logic Simulation with C/C++

- Procedural Languages for Hardware Modeling
- Types and Operators for Logic Modeling
- Basic Logic Simulation
 - Logic functions
 - Function overloading
 - Passing logic functions
 - Using default values
 - Building higher level structures
 - Handling 4-value logic
 - Logic vector
 - Sequential circuit modeling
 - Using pointers for logic vectors
- Enhanced logic simulation with timing
 - Using struct for timing and logic
 - Gates that handle timing
 - Utility functions
 - Timing in logic structures
 - Overloading logical operators
 - Using Boolean expressions
- More Functions for Wires and Gates
 - Gate classes
 - Carrier centric modeling
 - Compatible scalar and vector

Types and Operators for logic Modeling

Group	Type names	Note on size/Precision
Character Types	Char	Exactly one byte in size. At least 8 bits
Integer Types (signed)	Signed Char	Same size as char. At least 8 bits
	Signed Int	At least 16 bits
Integer Types (unsigned)	Unsigned Char	Same size as char. At least 8 bits
	Unsigned Int	At least 16 bits
Floating-point Type	Float	
	Double	Precision not less than float
	Long Double	Precision not less than float
Boolean Type	Bool	
Void Type	Void	No storage

Using Boolean Type

The image shows a screenshot of a C/C++ integrated development environment (IDE) with two open files: `Boolean Type.h` and `Boolean Type.cpp`.

Boolean Type.h (Header File):

```
#include <iostream>
using namespace std;
```

Boolean Type.cpp (Source File):

```
#include "Boolean Type.h"
#include <iostream>
using namespace std;

int main ()
{
    //bool a = true;
    //bool b = false;
    bool a(0);
    bool b(1);
    bool anding;
    int go;
    cout << "Performing Logic Simulation . . .\n";
    anding = a && b;
    cout << "a:" << a << "; b:" << b << "; anding:" << anding << "\n";
    cout << "Enter 0 to exit:";
    cin >> go;

    return 0;
}
```

Annotations in the source code area:

- declarations**: Points to the declaration of `bool a` and `bool b` in line 6.
- initialization**: Points to the initialization of `a` to 0 and `b` to 1 in line 8.
- operations**: Points to the logical AND operation `a && b` in line 13.

Types and Operators for Logic Modeling

Macro declaration

Converts '0' and
'1' to 0 and 1 for
Boolean operations

Character Type.h

Default case
statement

```
#include <iostream>
using namespace std;

#define BIT(c) c=='0'?0:1

int main ()
{
    char i1 = '0';
    char i2 = '0';
    char op;
    bool go(1);
    while (go) {
        cout << "Enter Operation (A, O, X) followed by input values: ";
        cin >> op >> i1 >> i2;
        switch (op) {
            case 'A': case 'a':
                cout << i1 << " AND " << i2 << " is: " << (BIT(i1) && BIT(i2)) << "\n";
                break;
            case 'O': case 'o':
                cout << i1 << " OR " << i2 << " is: " << (BIT(i1) || BIT(i2)) << "\n";
                break;
            case 'X': case 'x':
                cout << i1 << " XOR " << i2 << " is: " << (BIT(i1) != BIT(i2)) << "\n";
                break;
            default:
                cout << "Wrong operation \n";
        }
        cout << "Enter 0 to end:"; cin >> go;
    }
    return 0;
}
```

Character Type.cpp

Procedural
statements:
If else
While
Switch case
for

Using Enumerators

Four Value System.h

```
#include <iostream>
#include <string>
using namespace std;

enum lv4 {lX, l0, l1, lZ};
const lv4 lv4Value [4] = {lX, l0, l1, lZ};
const string lv4Image [4] = {"lX", "l0", "l1", "lZ"};
```

ENUM type

Four Value System.h

Four Value System.cpp

```
#include "Four Value System.h"

lv4 ANDlv4 (lv4 a, lv4 b)
{
    lv4 w;
    if (a==lX || b==lX || a==lZ || b==lZ) w=lX;
    else if (a==l1 && b==l1) w=l1;
    else w=l0;
    return w;
}

lv4 ORlv4 (lv4 a, lv4 b){ ... }

lv4 XORlv4 (lv4 a, lv4 b){ ... }

int main (){ ... }
```

Constant arrays
for converting

Four Value System.cpp

Using Enumerators

```
Four Value System.cpp  ✘ Four Value System.h
Enum Type          (Global Scope)
1 #include "Four Value System.h"
2
3 #lv4 ANDlv4 (lv4 a, lv4 b){ ... }
11
12 #lv4 ORlv4 (lv4 a, lv4 b){ ... }
20
21 #lv4 XORlv4 (lv4 a, lv4 b){ ... }
29
30 int main ()
31 {
32     lv4 i1 = 1X;
33     lv4 i2 = 1X;
34     lv4 out = 1X;
35     int Ii1, Ii2, Iout;
36     char op;
37     bool go;
38
39     do {
40         cout << "Enter operation (A,O,X), then inputs (0 to 3): ";
41         cin >> op >> Ii1 >> Ii2;
42         i1=lv4Value[Ii1]; i2=lv4Value[Ii2];
43         switch (op) {
44             case 'A': out = ANDlv4 (i1, i2); break;
45             case 'O': out = ORlv4 (i1, i2); break;
46             case 'X': out = XORlv4 (i1, i2); break;
47             default: out = 1X;
48         }
49         cout << i1 << " " << op << " " << i2;
50         cout << ", is: " << out << '\n';
51         cout << lv4Image[i1] << " " << op << " " << lv4Image[i2];
52         cout << ", is: " << lv4Image[out] << '\n';
53         cout << "Enter 0 to end:"; cin >> go;
54     } while (go);
55
56     return 0;
57 }
```


Four Value System.cpp

Convert Integer value to lv4 enumeration type

Conversion to string for printing

100 %


Waveform Generation



String Character.h

```
#include <iostream>
#include <string>
using namespace std;
```

MIN Macro




Got a sequence of 1s and 0s. Turn into waveform

```
#define MIN(a,b) (a<b)?a:b

int wave (string seq)
{
    int i, l;
    l = seq.length();
    for (i=0; i < l; i++)
    {
        if (seq[i]=='0') cout << "--";
        else cout << "___";
    }
    cout << '\n';
    return 1;
}
```

Equivalent to BIT macro



Bool is good for logical operations

```
bool char2bool (char c)
{
    if (c=='0') return 0;
    else return 1;
}

bool operation (string fn, bool in1, bool in2)
{
    bool out;
    if (fn == "AND" || fn == "and") out = in1 && in2;
    else if (fn == "OR" || fn == "or") out = in1 || in2;
    else if (fn == "XOR" || fn == "xor") out = in1 != in2;
    else out = 0;
    return out;
}
```

Types and Operators for Logic Modeling

```
String Character.cpp ✘ X
String Characters (Global Scope) operation(string fn, bool in1, bool in2)
17 bool char2bool (char c) { ... }
22
23 bool operation (string fn, bool in1, bool in2) { ... }
32
33 int main ()
34 {
35     string i1Seq, i2Seq;
36     string logic;
37     int i, i1Len, i2Len, outLen;
38     bool i1=0, i2=0, out=0;
39     bool go(1);
40
41     while (go) {
42         cout << "Enter logic type and input sequences";
43         cin >> logic >> i1Seq >> i2Seq;
44         i1Len=wave (i1Seq);
45         i2Len=wave (i2Seq);
46         outLen = MIN (i1Len, i2Len);
47         string outSeq (outLen, '0');
48         for (i=0; i<outLen; i++) {
49             i1 = char2bool (i1Seq[i]);
50             i2 = char2bool (i2Seq[i]);
51             out=operation(logic, i1,i2);
52             outSeq[i] = out ? '1' : '0';
53         }
54         outLen=wave (outSeq); cout << '\n';
55         cout << "Enter 0 to end:"; cin >> go;
56     }
57
58     return 0;
59 }
```

Output the waveform for input sequence

MIN macro calculating output waveform length

Apply a certain logic operation

Output the waveform for output sequence

Types and Operators for Logic Modeling

Logic Simulation with C/C++

- Procedural Languages for Hardware Modeling
- Types and Operators for Logic Modeling
- Basic Logic Simulation
 - Logic functions
 - Function overloading
 - Passing logic functions
 - Using default values
 - Building higher level structures
 - Handling 4-value logic
 - Logic vector
 - Sequential circuit modeling
 - Using pointers for logic vectors
- Enhanced logic simulation with timing
 - Using struct for timing and logic
 - Gates that handle timing
 - Utility functions
 - Timing in logic structures
 - Overloading logical operators
 - Using Boolean expressions
- More Functions for Wires and Gates
 - Gate classes
 - Carrier centric modeling
 - Compatible scalar and vector

Basic Logic Simulation

```
logicGates.h  ✘ X
Logic Simulation (Global Scope)
1 #include <iostream>
2 using namespace std;
100 % ◀

primitives.h  ✘ X
Logic Simulation (Global Scope)
1 bool and (bool a, bool b);
2 bool or (bool a, bool b);
3 bool not (bool a);
4 bool nand (bool a, bool b);
5 bool nor (bool a, bool b);
6 bool xor (bool a, bool b);
7
8 void and (bool a, bool b, bool& w);
9 void or (bool a, bool b, bool& w);
10 void not (bool a, bool& w);
11 void nand (bool a, bool b, bool& w);
12 void nor (bool a, bool b, bool& w);
13 void xor (bool a, bool b, bool& w);
14
15 bool logic (bool a, bool b, void (*f) (bool, bool, bool&));
16
17 bool and5 (bool a=true, bool b=true, // up to 5 inputs
18             bool c=true, bool d=true, bool e=true);
19 bool or5 (bool a=false, bool b=false,
20           bool c=false, bool d=false, bool e=false);
21 bool xor5 (bool a=false, bool b=false,
22             bool c=false, bool d=false, bool e=false);
23
24 void and (bool[], bool[], bool[], const int);
25 void or (bool[], bool[], bool[], const int);
26
27
```

LogicGates.h

Primitives.h

Gate function
prototypes

Logic Functions

```
primitives.cpp logicGates.cpp
Logic Simulation (Global Scope)

2
3 bool and (bool a, bool b)
4 {
5     return (a && b);
6 }

7
8 bool or (bool a, bool b){ ... }
12
13 bool not (bool a){ ... }
17
18 bool nand (bool a, bool b){ ... }
22
23 bool nor (bool a, bool b){ ... }
27
28 bool xor (bool a, bool b){ ... }
32

33 void and (bool a, bool b, bool& w)
34 {
35     w = a && b;
36 }

37
38 void or (bool a, bool b, bool& w){ ... }
42
43 void not (bool a, bool& w){ ... }
47
48 void nand (bool a, bool b, bool& w){ ... }
52
53 void nor (bool a, bool b, bool& w){ ... }
57
58 void xor (bool a, bool b, bool& w){ ... }

62
63 bool logic (bool a, bool b, void (*f) (bool, bool, bool&))
64 {
65     bool w;
66     (*f) (a, b, w);
67     return (w);
68 }
```

Primitives.cpp

Pass by reference.
Value can be returned via this argument

Functions are overloaded for various type of procedure and vector format

Function passing. Function pointer is passed to logic as an argument

Using Default Values

LogicGates.h

```
1 #include <iostream>
2 using namespace std;
```

primitives.h

```
1 bool and (bool a, bool b);
2 bool or (bool a, bool b);
3 bool not (bool a);
4 bool nand (bool a, bool b);
5 bool nor (bool a, bool b);
6 bool xor (bool a, bool b);

7
8 void and (bool a, bool b, bool& w);
9 void or (bool a, bool b, bool& w);
10 void not (bool a, bool& w);
11 void nand (bool a, bool b, bool& w);
12 void nor (bool a, bool b, bool& w);
13 void xor (bool a, bool b, bool& w);

14
15 bool logic (bool a, bool b, void (*f) (bool, bool, bool&));

16
17 bool and5 (bool a=true, bool b=true, // up to 5 inputs
18             bool c=true, bool d=true, bool e=true);
19 bool or5 (bool a=false, bool b=false,
20           bool c=false, bool d=false, bool e=false);
21 bool xor5 (bool a=false, bool b=false,
22             bool c=false, bool d=false, bool e=false);

23
24 void and (bool[], bool[], bool[], const int);
25 void or (bool[], bool[], bool[], const int);
26
27
```

To use this function with fewer arguments, all arguments must have default values

Building Higher Level Structures

```
primitives.cpp          logicGates.cpp* + X
Logic Simulation        (Global Scope)
1 #include "logicGates.h"
2 #include "primitives.h"
3
4 /* ... */
16
17 /* ... */
29
30 void fullAdder (bool a, bool b, bool ci, bool& co, bool& sum)
31 {
32     bool axb, ab, abc;
33
34     axb = logic (a, b, xor); // uses: void xor (bool, bool, bool&)
35     ab = logic (a, b, and);
36     abc = logic (axb, ci, and);
37     co = logic (ab, abc, or);
38     sum = logic (axb, ci, xor);
39 }
40
41 void fullAdder (bool a, bool b, bool ci, bool& co, bool& sum)
42 {
43     bool ab, bc, ac;
44
45     ab = and5 (a, b);
46     bc = and5 (b, ci);
47     ac = and5 (a, ci);
48     co = or5 (ab, bc, ac);
49     sum = xor5 (a, b, ci);
50 }
51
52 int main () { ... }
66
67
```


100 %

© 2014-2015, Zainalabedin Navabi - Logic Simulation with C/C++

logicgates.cpp

Use logic function and
pass specific function

Full-adder implementation



Building Higher Level Structures

primitives.cpp logicGates.cpp* ✖

Logic Simulation (Global Scope)

```
1 #include "logicGates.h"
2 #include "primitives.h"
3
4 void fullAdder (bool a, bool b, bool ci, bool& co, bool& sum)
5 {
6     bool axb, ab, abc;
7
8     axb = xor (a, b);
9     ab = and (a, b);
10    abc = and (axb, ci);
11    co = or (ab, abc);
12    sum = xor (axb, ci);
13 }
14
15 /* ... */
16
17 /* ... */
18
19 /* ... */
20
21 int main ()
22 {
23     bool a, b, c, co, sum;
24
25     do {
26         cout << "Enter a, b, c: "; cin >> a >> b >> c;
27
28         fullAdder (a, b, c, co, sum);
29
30         cout << "Carry:" << co << " Sum:" << sum << "\n";
31
32         cout << "\n" << "Continue?"; cin >> a;
33     } while (a != false);
34 }
```

100 %

logicgates.cpp

Calling full-adder

4-value Logic

Value	Description
0	Forcing 0 or Pulled 0
1	Forcing 1 or Pulled 1
Z	Float or High Impedance
X	Uninitialized or Unknown

- **Four-Value Logic System**

Handling 4-value Logic

characterFunctions.h ➔ X

Character Logic (Global Scope)

```
1 #include <iostream>
2 using namespace std;
3 
```

100 %

characterPrimitives.h ➔ X

Character Logic (Global Scope) and(char a, char b)



```
1 char and (char a, char b);
2 char or (char a, char b);
3 char not (char a);
4 char tri (char a, char c);
5 char resolve (char a, char c);
6 char xor (char a, char b);
7 
8 void fullAdder (char a, char b, char ci, char & co, char & sum);
9 
```

CharacterFunctions.h



CharacterPrimitives.h

*Using char for
easier and more
expressive in
and out instead
of directly input
logic value*

Handling 4-value Logic




Tri-state



And resolution
function

x	0	1	z
x	x	x	x
0	x	0	x
1	x	x	1
z	x	0	1
			z

Handling 4-value Logic



```
characterPrimitives.cpp -> characterFunctions.cpp
Character Logic (Global Scope)

1 #include "characterPrimitives.h"
2
3 char and (char a, char b)
4 {
5     if ((a=='0')||(b=='0')) return '0';
6     else if ((a=='1')&&(b=='1')) return '1';
7     else return 'X';
8 }
9
10 char or (char a, char b) { ... }
11
12 char not (char a) { ... }
13
14 char tri (char a, char c) { ... }
15
16
17 char resolve (char a, char b)
18 {
19     if (a=='Z' || a==b) return b;
20     else if (b=='Z') return a;
21     else return 'X';
22 }
23
24
25
26
27 char xor (char a, char b) { ... }
28
29
30 void fullAdder (char a, char b, char ci, char & co, char & sum)
31 {
32     char axb, ab, abc;
33
34     axb = xor (a, b);
35     ab = and (a, b);
36     abc = and (axb, ci);
37     co = or (ab, abc);
38     sum = xor (axb, ci);
39
40 }
```

CharacterPrimitives.cpp

*But the drawback
is that we have to
generate our own
logical functions.
This happens one
and can easily be
reused.*

Handling 4-value Logic

characterPrimitives.cpp characterFunctions.cpp X

Character Logic (Global Scope)

```
#include "characterPrimitives.h"
#include "characterFunctions.h"

void muxStd2T01 (char a, char b, char& w, char sel)
{
    w = (sel=='1') ? b : a;
}

void muxTri2T01 (char a, char b, char& w, char sel, char oe)
{
    char selB, selB_oe, sel_oe;
    char asel;
    char bsel;

    selB = not(sel);
    selB_oe = and(selB, oe);
    sel_oe = and(sel, oe);
    asel = tri(a, selB_oe);
    bsel = tri(b, sel_oe);
    w = resolve(asel, bsel);
}



int main () { ... }
```

multiplexer

Multiplexer with OE

CharacterFunctions.cpp

The code defines two multiplexing functions. The first, `muxStd2T01`, takes four parameters: `a`, `b`, a reference to `w`, and `sel`. It sets `w` to `b` if `sel` is 1, otherwise to `a`. The second, `muxTri2T01`, adds an output enable `oe` and outputs `w` through an inverter. It uses three tristate buffers (`tri`) to handle the case where `oe` is 0. The `sel` signal is inverted to `selB` and combined with `oe` to enable the output of `a`. The original `sel` and `oe` are combined to enable the output of `b`. The outputs of these two enable paths are resolved using a `resolve` function to produce the final output `w`.



Logic Vector

The screenshot shows a development environment with two code editors and a command-line interface.

vectorFunctions.h:

```
1 #include <iostream>
2 #include <string>
3 using namespace std;
```

vectorPrimitives.h:

```
1 bool and (bool a, bool b);
2 bool or (bool a, bool b);
3 bool not (bool a);

5 void and (bool a[], bool b[], bool w[], const int SIZE);
6 void or (bool a[], bool b[], bool w[], const int SIZE);
```

VectorFunctions.h

VectorPrimitives.h

Arrays are
passed by
reference to
first location

Logic Vector

The screenshot shows a code editor window titled "vectorPrimitives.cpp" and "vectorFunctions.cpp". The "vectorPrimitives.cpp" tab is active, displaying the following code:

```
1 #include "vectorPrimitives.h"
2
3 bool and (bool a, bool b)
4 {
5     return (a && b);
6 }
7
8 bool or (bool a, bool b) { ... }
12
13 bool not (bool a) { ... }
17
18 void and (bool a[], bool b[], bool w[], const int SIZE)
19 {
20     int i;
21     for (i=0; i<SIZE; i++) {
22         w[i] = a[i] && b[i];
23     }
24 }
25
26 void or (bool a[], bool b[], bool w[], const int SIZE) { ... }
33
34
```

A yellow callout box labeled "VectorPrimitives.cpp" points to the first few lines of the code. A blue callout box labeled "Loop and index need size" points to the loop structure in line 18. A large blue starburst labeled "Logic vectors overloaded basic functions" covers the bottom portion of the code area.

Logic Vector

```
vectorPrimitives.cpp      vectorFunctions.cpp
```

```
#include "vectorPrimitives.h"
#include "vectorFunctions.h"

void getBits (string vectorName, int numBits, bool values[])
{
    string valuesS;
    int i;
    cout << "Enter " << numBits << " bits of " << vectorName << ": ";
    cin >> valuesS;
    for (i=0; i<numBits; i++){
        if (valuesS[i] == '1') values[i] = true;
        else values[i] = false;
    }
}

void putBits (string vectorName, int numBits, bool values[])
{
    void two2OneMux (bool a[], bool b[], bool w[], bool sel, int SIZE=8)
    {
        bool as [8];
        bool bs [8];

        int i;
        for (i=0; i<SIZE; i++) {
            as[i] = and (a[i], not(sel));
        }
        for (i=0; i<SIZE; i++) {
            bs[i] = and (b[i], sel);
        }

        or (as, bs, w, SIZE);
    }

    void two2OneMuxB (bool a[], bool b[], bool w[], bool sel, int SIZE=8)
    {
        int main () { ... }
    }
}
```

VectorFunctions.cpp

Read string and turns it into an array of bool

Array indexing

Logic Vector

```
C:\> Enter 8 bits of aU: 11001111
Enter 8 bits of bU: 01110001
Enter 1 bits of selU: 1
two2OneMux using and, or, not
aU: 11001111
bU: 01110001
wU: 01110001
two2OneMuxB using ?:
aU: 11001111
bU: 01110001
wU: 01110001

Continue <0 or 1>?1
Enter 8 bits of aU: 11001111
Enter 8 bits of bU: 01110001
Enter 1 bits of selU: 0
two2OneMux using and, or, not
aU: 11001111
bU: 01110001
wU: 11001111
two2OneMuxB using ?:
aU: 11001111
bU: 01110001
wU: 11001111
```

Logic Vector

characterVectorFunctions.cpp characterVectorFunctions.h characterVectorPrimitives.h

Character Vector Logic (Global Scope)


```
1 #include <iostream>
2 #include <string>
3 using namespace std;
4
5 char and (char a, char b);
6 char or (char a, char b);
7 char not (char a);
8 char tri (char a, char c);
9 char resolve (char a, char c);
10
11 void and (char a[], char b[], char w[]);
12 void or (char a[], char b[], char w[]);
13 void tri (char a[], char c, char w[]);
14 void resolve (char a[], char b[], char w[]);
15
16 char xor (char a, char b);
17 void fullAdder (char a, char b, char ci, char & co, char & sum);
```

characterVectorPrimitives.h

Shows arrays of characters

Char-based primitives and their vector overloading

Logic Vector



characterVectorFunctions.cpp characterVectorPrimitives.h characterVectorPrimitives.cpp

```
38 void and (char a[], char b[], char w[])
39 {
40     int i=0;
41     while (a[i] != '\0') {
42         w[i] = and (a[i], b[i]);
43         i++;
44     };
45     w[i] = '\0';
46 }
47
48 void or (char a[], char b[], char w[])
49 {
50     ...
51 }
52
53 void tri (char a[], char c, char w[])
54 {
55     ...
56 }
57
58 void resolve (char a[], char b[], char w[])
59 {
60     int i=0;
61     while (a[i] != '\0') {
62         w[i] = resolve (a[i], b[i]);
63         i++;
64     };
65     w[i] = '\0';
66 }
67
68 char xor (char a, char b)
69 {
70     ...
71 }
72
73 void fullAdder (char a, char b, char ci, char & co, char & sum)
74 {
75     char axb, ab, abc;
76
77     axb = xor (a, b);
78     ab = and (a, b);
79     abc = and (axb, ci);
80     co = or (ab, abc);
81     sum = xor (axb, ci);
82 }
```

Character Vector Logic (Global Scope)

Null character marks the end of the vector

characterVectorPrimitives.cpp

Logic Vector

```
characterVectorFunctions.cpp  characterVectorPrimitives.h  characterVectorPrimitives.cpp
Character Vector Logic  (Global Scope)
```

```
1 #include "characterVectorPrimitives.h"
2 #include "characterVectorFunctions.h"
3
4 void mux8Std2T01 (char a[], char b[], char w[], char sel)
5 {
6     int i=0;
7     do {
8         w[i] = (sel=='1') ? b[i] : a[i];
9     } while (a[i++] != '\0');
10 }
11
12 void mux8Tri2T01 (char a[], char b[], char w[], char sel, char oe)
13 {
14     char selB, selB_oe, sel_oe;
15     char asel [9];
16     char bsel [9];
17
18     selB = not(sel);
19     selB_oe = and(selB, oe);
20     sel_oe = and(sel, oe);
21     tri(a, selB_oe, asel);
22     tri(b, sel_oe, bsel);
23     resolve(asel, bsel, w);
24 }
25
26 int main ()
27 {
28     char aCV [9], bCV [9];
29     char sel, oe;
30     char wCV [9];
31     int ai;
32     do {
33         cout << "Enter eight bits of aCV <space> bCV: "; cin >> aCV >> bCV;
34         cout << "Enter sel <space> oe: "; cin >> sel >> oe;
35
36         mux8Std2T01 (aCV, bCV, wCV, sel);
37         cout << "The " << strlen(wCV) << " bits of wC become as follows: \n";
}
```

characterVectorFunctions.cpp

8-Bit character vector based mux

If fewer than 8-bits are entered, using `cin` automatically puts '`\0`' at the end of string

Sequential Circuit Modeling

The screenshot shows a code editor with two tabs open:

- SequentialFunctions.h**:

```
1 #include <iostream>
2 #include <fstream>
3 #include <string>
4 using namespace std;
```
- characterPrimitives.h**:


```
1 char and (char a, char b);
2 char or (char a, char b);
3 char not (char a);
4 void dff_PAH (char D, char clk, char reset, char&Q);
```

SequentialFunctions.h

CharacterPrimitives.h

DFFaLRhE =
D flip flop
active low
reset active
high enable

Sequential Circuit Modeling



characterPrimitives.h sequentialFunctions.h characterPrimitives.cpp sequentialFunctions.cpp

Sequential Model (Global Scope) and(char a, char b)


```
1 //char and (char a, char b){ ... }
2
3 //char or (char a, char b){ ... }
4
5 //char not (char a){ ... }
6
7
8 void dff_PAH (char D, char clk, char reset, char&Q)
9 // Posedge, Asynch, active-Low
10 {
11     if (reset=='1') Q='0';
12     else if (clk=='P') Q=D;
13 }
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
```

100 %

CharacterPrimitives.cpp

D flip flop with asynchronous reset

Sequential Circuit Modeling



Sequential Circuit Modeling

```
characterPrimitives.h    sequentialFunctions.h    characterPrimitives.cpp    sequentialFunctions.cpp + X
Sequential Model          (Global Scope)          -
```

```
1 #include "characterPrimitives.h"
2 #include "sequentialFunctions.h"
3
4 int main ()
5 {
6     string inVec;
7     string outVec = ",,,,";
8     char ain('0'), reset, clock;
9
10    char Y1('X'), Y0('X'), D1, D0, w;
11
12    ifstream finp ("indata.tst");
13    ofstream fout ("outdata.tst");
14
15    fout << "Inp -> Output, Next state\n";
16
17    do {
18        finp >> inVec;
19        ain = inVec[0];
20        reset = inVec[1];
21        clock = inVec[2];
22        // combinational parts in procedural fashion
23        // followed by the sequential parts
24
25        D1 = or(and(Y1, Y0), and (ain, Y0));
26        D0 = ain;
27        w = and(Y1, not(Y0));
28
29        outVec[0] = w; // These values are after
30        outVec[2] = Y1; // application of the
31        outVec[3] = Y0; // previous inputs
32        fout << outVec<<"\n" << inVec << " -> ";
33
34        dff_PAH (D1, clock, reset, Y1);
35        dff_PAH (D0, clock, reset, Y0);
36    } while (!finp.eof());
37}
```

SequentialFunctions.cpp

File handling

Convert string to char.
Operations in char

Sequential Circuit Modeling

Indata.tst

Ain, reset, clock

Sequential Circuit Modeling

indata.tst	outdata.tst
000	Inp -> Output, Next state
000	X, XX
000	000 -> X, XX
100	000 -> X, XX
10P	000 -> X, XX
010	100 -> X, XX
00P	10P -> 0, X1
10P	010 -> 0, 00
10P	00P -> 0, 00
00P	10P -> 0, 01
10P	00P -> 0, 11
10P	00P -> 1, 10
10P	00P -> 0, 00
10P	10P -> 0, 01
00P	10P -> 0, 11
10P	10P -> 0, 11
10P	00P -> 1, 10
00P	10P -> 0, 01
10P	10P -> 0, 11
00P	00P -> 1, 10
10P	10P -> 0, 01
10P	10P -> 0, 11
10P	00P -> 1, 10
10P	10P -> 0, 01
10P	10P -> 0, 11
10P	10P -> 0, 11
10P	10P ->

outdata.tst

W and 2 bits of states

Clock by
clock
output


Using Pointers for Logic Vectors

```
pointerFunctionsFileData.h    pointerPrimitives.h  x  pointerPrimitives.cpp    pointerFunctionsFileData.cpp
Pointer Logic File Data      (Global Scope)
1 void and (char a, char b, char & w);
2 void or (char a, char b, char & w);
3 void not (char a, char & w);
4 void tri (char a, char c, char & w);
5 void resolve (char a, char c, char & w);
6
7 void and (char* a, char* b, char* w);
8 void or (char *a, char *b, char *w);
9 void not (char *a, char *w);
10 void tri (char *a, char *c, char *w);
11 void resolve (char *a, char *b, char *w);
12
13 void mux8Std2T01 (char*, char*, char*, char);
14 void mux8Tri2T01 (char*, char*, char*, char, char);
```

pointerPrimitives.h

Pointers
instead of
arrays

Using Pointers for Logic Vectors



The screenshot shows a code editor with four tabs: pointerFunctionsFileData.h, pointerPrimitives.h, pointerPrimitives.cpp, and pointerFunctionsFileData.cpp. The pointerPrimitives.cpp tab is active, displaying the following code:

```
#include <iostream>
using namespace std;

void and (char a, char b, char & w)
{
    w = ((a=='0')||(b=='0')) ? '0':
        ((a=='1')&&(b=='1')) ? '1':
        'X';
}

void or (char a, char b, char & w) { ... }

void not (char a, char & w) { ... }

void tri (char a, char c, char & w) { ... }

void resolve (char a, char b, char & w) { ... }

void and (char* a, char* b, char* w)
{
    int i=0;
    do {
        and (*(a+i), *(b+i), *(w+i));
        i++;
    } while (*(a+i) != '\0');
    *(w+i) = '\0';
}

void or (char *a, char *b, char *w) { ... }

void not (char *a, char *w) { ... }

void tri (char *a, char *c, char *w) { ... }

void resolve (char *a, char *b, char *w) { ... }

void mux8Std2T01 (char *a, char *b, char *w, char sel)
```

Annotations with arrows point from specific code snippets to callouts:

- An arrow points from the first `and` function to a yellow box labeled **Overloading AND**.
- An arrow points from the first `and` function to another yellow box labeled **pointerPrimitives.cpp**.
- An arrow points from the `and` function using pointers to a yellow box labeled **And with Pointer Arguments**.

Using Pointers for Logic Vectors

```
pointerFunctionsFileData.h   pointerPrimitives.h   pointerPrimitives.cpp*  pointerFunctionsFileData.cpp
Pointer Logic File Data      (Global Scope)      resolve(char * a, char * b, char & w)
30 void resolve (char a, char b, char & w){ ... }
31
32 void and (char* a, char* b, char* w)
33 {
34     int i=0;
35     do {
36         *(w+i) = *(a+i) & *(b+i);
37         i++;
38     } while (*(a+i) != '\0');
39     *(w+i) = '\0';
40 }
41
42 void or (char *a, char *b, char *w){ ... }
43
44 void not (char *a, char *w){ ... }
45
46 void tri (char *a, char *c, char *w){ ... }
47
48 void mux8Std2T01 (char *a, char *b, char *w, char sel)
49 {
50     int i=0;
51     do {
52         *(w+i) = (sel=='1') ? *(b+i) : *(a+i);
53         i++;
54     } while (*(a+i) != '\0');
55     *(w+i) = '\0';
56 }
57
58 void mux8Tri2T01 (char *a, char *b, char *w, char sel, char oe)
59 {
60     int i=0;
61     do {
62         if (oe == '1') *(w+i) = (sel=='1') ? *(b+i) : *(a+i);
63         else *(w+i) = 'Z';
64         i++;
65     } while (*(a+i) != '\0');
66     *(w+i) = '\0';
67 }
```

pointerPrimitives.cpp

Pointer referencing in
a multi bit multiplexer

Using Pointers for Logic Vectors

```
#include "pointerPrimitives.h"
#include "pointerFunctionsFileData.h"

int main ()
{
    ifstream inp ("inpdata.tst"); //declare and initialize inp
    ofstream out ("outdata.tst"); //declare and initialize out

    int ii;
    inp >> ii;
    out << "All vector lengths are " << ii << " bits.\n";

    char sel, oe;
    char* aC = new char [ii+1];
    char* bC = new char [ii+1];
    char* wC = new char [ii+1];

    while (inp >> aC >> bC >> sel >> oe)
    {
        out << "Inputs are a, b vectors and sel, oe bits: ";
        out << aC << " " << bC << " " << sel << " " << oe << "\n";

        mux8Std2T01 (aC, bC, wC, sel);
        out << "Std Mux: " << wC << '\n';

        mux8Tri2T01 (aC, bC, wC, sel, oe);
        out << "Tri Mux: " << wC << '\n';
    }
}
```

pointerFunctionsFileData.cpp

Testing Multiplexers
using ifstream and
ofstream

Using Pointers for Logic Vectors

```
outdata.tst x
All vector lengths are 8 bits.
Inputs are a, b vectors and sel, oe bits: 11001111 11110001 0 0
Std Mux: 11001111
Tri Mux: ZZZZZZZZ
Inputs are a, b vectors and sel, oe bits: 11110001 00010101 0 1
Std Mux: 11110001
Tri Mux: 11110001
Inputs are a, b vectors and sel, oe bits: 10101011 11110000 1 0
Std Mux: 11110000
Tri Mux: ZZZZZZZZ
Inputs are a, b vectors and sel, oe bits: 11001111 11001100 1 1
Std Mux: 11001100
Tri Mux: 11001100
Inputs are a, b vectors and sel, oe bits: 11110000 11101010 1 1
Std Mux: 11101010
Tri Mux: 11101010
Inputs are a, b vectors and sel, oe bits: 00111110 00110011 0 0
Std Mux: 00111110
Tri Mux: ZZZZZZZZ
Inputs are a, b vectors and sel, oe bits: 01110001 00101001 1 0
Std Mux: 00101001
Tri Mux: ZZZZZZZZ
Inputs are a, b vectors and sel, oe bits: 00001110 01010101 0 1
Std Mux: 00001110
Tri Mux: 00001110
```

Outdata.tst

Logic Simulation with C/C++

- Procedural Languages for Hardware Modeling
- Types and Operators for Logic Modeling
- Basic Logic Simulation
 - Logic functions
 - Function overloading
 - Passing logic functions
 - Using default values
 - Building higher level structures
 - Handling 4-value logic
 - Logic vector
 - Sequential circuit modeling
 - Using pointers for logic vectors
- Enhanced logic simulation with timing
 - Using struct for timing and logic
 - Gates that handle timing
 - Utility functions
 - Timing in logic structures
 - Overloading logical operators
 - Using Boolean expressions
- More Functions for Wires and Gates
 - Gate classes
 - Carrier centric modeling
 - Compatible scalar and vector

Using Struct for Logic and Timing


timedFunctions.cpp timedPrimitives.h (Global Scope)

```
1 struct tlogic {
2     char logic;
3     int time;
4 };
5
6 tlogic and (tlogic a, tlogic b, int delay);
7 tlogic or (tlogic a, tlogic b, int delay);
8 tlogic not (tlogic a, int delay);
9 tlogic xor (tlogic a, tlogic b, int delay);
10
```

timedPrimitives.h

Structure to
accommodate
time as well as
logic

Gates that Handle Timing



A background diagram showing a complex network of logic gates, primarily AND, OR, NOT, and XOR gates, with various inputs and outputs labeled A, B, C, D, W, X, Y, Z.

```
timedFunctions.cpp      timedPrimitives.h      timedPrimitives.cpp      X      timedFunctions.h
Timed Logic Structs      (Global Scope)      not(logic a, int delay)
1 #include "timedPrimitives.h"
2
3 tlogic and (tlogic a, tlogic b, int delay)
4 {
5     tlogic tl;
6     if ((a.logic=='0')||(b.logic=='0')) {
7         tl.logic = '0';
8         if (a.logic=='0') tl.time = a.time + delay;
9         else tl.time = b.time + delay;
10    }
11    else if ((a.logic=='1')&&(b.logic=='1')) {
12        tl.logic = '1';
13        if (a.time > b.time) tl.time = a.time + delay;
14        else tl.time = b.time + delay;
15    }
16    else {
17        tl.logic = 'X';
18        if (a.logic != '1') tl.time = a.time + delay;
19        else tl.time = b.time + delay;
20    };
21    return tl;
22 }
23
24 tlogic or (tlogic a, tlogic b, int delay){ ... }
25
26 tlogic not (tlogic a, int delay){ ... }
27
28 tlogic xor (tlogic a, tlogic b, int delay)
29 {
30     tlogic tl;
31     if (a.logic==b.logic) tl.logic = '0';
32     else tl.logic = '1';
33     if (a.time > b.time) tl.time = a.time + delay;
34     else tl.time = b.time + delay;
35     return tl;
36 }
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
59
60
61
62
63
64
```

timedPrimitives.cpp

And logic function
with timing

A more accurate
delay
propagation
requires the gate
function to be
aware of its
previous output
value

Utility Functions

```
timedFunctions.cpp X timedPrimitives.h      timedPrimitives.cpp      timedFunctions.h
Timed Logic Structs      (Global Scope)      main()

1 #include "timedPrimitives.h"
2 #include "timedFunctions.h"
3
4 #define MAX(a,b)a>b?a:b;
5 #define MIN(a,b)a<b?a:b;
6
7 void getVect (string vectorName, int numBits, tlogic values[])
8 { //order according to bit significance
9     string valuesS;
10    int i, bits, delay;
11    cout << "Enter " << numBits << " bits of " << vectorName << ": ";
12    cin >> valuesS;
13    bits = MIN (valuesS.length(), numBits); // if fewer are entered
14    cout << "Enter vector delay: "; cin >> delay;
15    for (i=bits-1; i>=0; i--) {
16        values[i].logic = char(valuesS[bits-1-i]); // reverse bits
17        // values[i].time = delay; // This or two below are good
18        // (*values+i).time = delay;
19        (values+i)->time = delay;
20    }
21 }
22
23 void putVect (string vectorName, int numBits, tlogic values[])
24 {
25     int i, delay;
26     delay = 0;
27     cout << vectorName << ": ";
28     for (i=numBits-1; i>=0; i--) {
29         cout << values[i].logic;
30         if (values[i].time > delay) delay=values[i].time;
31     }
32     cout << " AT " << delay << "\n";
33 }
34
35 void fullAdder (tlogic a, tlogic b, tlogic ci, tlogic& co, tlogic& sum){ ... }
36
37 void nBitAdder (tlogic a[], tlogic b[], tlogic ci[], tlogic co[], tlogic sum[], int
38
39
40
41
42
43
44
45
46
```

timedFunctions.cpp

Entered: 1011
ValuesS: 1011
Values: 1101

Pointer referencing

This method starts from bit 0 and treat bit 0 as logical LSB value

Timing in Logic Structures

```
timedFunctions.cpp  X  timedPrimitives.h  timedPrimitives.cpp  timedFunctions.h
Timed Logic Structs  (Global Scope)
35 void fullAdder (tlogic a, tlogic b, tlogic ci, tlogic& co, tlogic& sum)
36 {
37     tlogic axb, ab, abc;
38
39     axb = xor (a, b, 5);
40     ab = and (a, b, 3);
41     abc = and (axb, ci, 3);
42     co = or (ab, abc, 4);
43     sum = xor (axb, ci, 5);
44 }
45
46 void nBitAdder (tlogic a[], tlogic b[], tlogic ci[], tlogic co[], tlogic sum[], int bits)
47 {
48     // assumes 0 is LSB
49     int i;
50     tlogic* c = new tlogic[bits+1];
51     c[0] = ci[0];
52     for (i = 0; i<bits; i++)
53     {
54         fullAdder(a[i], b[i], c[i], c[i+1], sum[i]);
55     }
56     co[0] = c[bits];
57 }
58
59 int main () { ... }
94
```

timedFunctions.cpp

Full adder using timed logic

nBitAdder function using timed logic

4 bit adder made of four FAs

```
graph LR
    a3[a3] --> FA1[FA]
    b3[b3] --> FA1
    FA1 -- co --> FA2[FA]
    a2[a2] --> FA2
    b2[b2] --> FA2
    FA2 -- c2 --> FA3[FA]
    a1[a1] --> FA3
    b1[b1] --> FA3
    FA3 -- c1 --> FA4[FA]
    a0[a0] --> FA4
    b0[b0] --> FA4
    FA4 -- c0 --> sum0[sum0]
    FA4 -- sum1 --> sum1[sum1]
    FA3 -- sum2 --> sum2[sum2]
    FA2 -- sum3 --> sum3[sum3]
```

© 2014-2015, Zainalabedin Navabi - Logic Simulation with C/C++ 50

Timing in Logic Structures

```
timedFunctions.cpp  X  timedPrimitives.h      timedPrimitives.cpp      timedFunctions.h
Timed Logic Structs  (Global Scope)
```

```
58
59 int main ()
60 {
61     tlogic *aV, *bV, *ci, *co, *sumV;
62
63     int bits, go(1);
64
65     while (go)
66     {
67         cout << "Enter number of bits of operations: "; cin >> bits;
68         aV = new tlogic[bits];
69         bV = new tlogic[bits];
70         ci = new tlogic[1];
71         co = new tlogic[1];
72         sumV = new tlogic[bits];
73
74         getVect ("aV", bits, aV); putVect ("aV", bits, aV);
75         getVect ("bV", bits, bV); putVect ("bV", bits, bV);
76         getVect ("ci", 1, ci); putVect ("ci", 1, ci);
77         cout << "\n";
78
79         nBitAdder (aV, bV, ci, co, sumV, bits); // calculates all propagations
80
81         putVect (" aV", bits, aV); putVect (" bV", bits, bV);
82         putVect (" ci", 1, ci);
83         putVect ("sumV", bits, sumV); putVect (" co", 1, co);
84
85         delete [] aV;
86         delete [] bV;
87         delete [] ci;
88         delete [] co;
89         delete [] sumV;
90
91         cout << "\nEnter 0 to exit: "; cin >> go;
92     }
93 }
```

timedFunctions.cpp

Char based adder
with tlogic

Timing in Logic Structures

```
C:\WINDOWS\system32\cmd.exe
Enter number of bits of operations: 8
Enter 8 bits of aV: 11111111
Enter vector delay: 3
aV: 11111111 AT 3
Enter 8 bits of bV: 00000000
Enter vector delay: 5
bV: 00000000 AT 5
Enter 1 bits of ci: 1
Enter vector delay: 7
ci: 1 AT 7

    aV: 11111111 AT 3
    bV: 00000000 AT 5
    ci: 1 AT 7
    sumV: 00000000 AT 64
    co: 1 AT 66

Enter 0 to exit: 1
Enter number of bits of operations: 8
Enter 8 bits of aV: 00001111
Enter vector delay: 3
aV: 00001111 AT 3
Enter 8 bits of bV: 00000000
Enter vector delay: 5
bV: 00000000 AT 5
```

Timing in Logic Structures

```
C:\WINDOWS\system32\cmd.exe
Enter number of bits of operations: 8
Enter 8 bits of aU: 10010011
Enter vector delay: 3
aU: 10010011 AT 3
Enter 8 bits of bU: 11110110
Enter vector delay: 5
bU: 11110110 AT 5
Enter 1 bits of ci: 1
Enter vector delay: 7
ci: 1 AT 7

    aU: 10010011 AT 3
    bU: 11110110 AT 5
    ci: 1 AT 7
sumU: 10001010 AT 31
co: 1 AT 12

Enter 0 to exit: 0
Press any key to continue . . .
```

Timing in Logic Structures


worst case

```
C:\> C:\WINDOWS\system32\cmd.exe
Enter number of bits of operations: 8
Enter 8 bits of aV: 11111111
Enter vector delay: 3
aV: 11111111 AT 3
Enter 8 bits of bV: 00000000
Enter vector delay: 5
bV: 00000000 AT 5
Enter 1 bits of ci: 1
Enter vector delay: 7
ci: 1 AT 7

    aV: 11111111 AT 3
    bV: 00000000 AT 5
    ci: 1 AT 7
sumV: 00000000 AT 64
co: 1 AT 66

Enter 0 to exit: 1
Enter number of bits of operations: 8
Enter 8 bits of aV: 00001111
Enter vector delay: 3
aV: 00001111 AT 3
Enter 8 bits of bV: 00000000
Enter vector delay: 5
bV: 00000000 AT 5
```

Overloading Logical Operators



The screenshot shows a code editor window with several tabs: `timedFunctions.cpp`, `timedFunctions.h`, `timedOperators.h*`, and `timedOperators.cpp`. The `timedOperators.h*` tab is active, displaying the following code:

```
1 struct tlogic {
2     char logic;
3     int time;
4 };
5
6 tlogic operator& (tlogic a, tlogic b);
7 tlogic operator| (tlogic a, tlogic b);
8 tlogic operator~ (tlogic a);
9 tlogic operator^ (tlogic a, tlogic b);
10
11
```

A yellow callout box points to the first four operator overloading definitions with the text **Operator overloading for tlogic**. Another yellow callout box points to the file name `timedOperators.h`.

```
© 2014-2015, Zainalabedin Navabi - Logic Simulation with C/C++
```

Overloading Logical Operators

A screenshot of a code editor showing the implementation of overloaded logical operators for a struct type. The code is contained within a file named `timedOperators.cpp`.

```
#include "timedOperators.h"

//tlogic operator& (tlogic a, tlogic b) { ... }

//tlogic operator| (tlogic a, tlogic b) { ... }

//tlogic operator~ (tlogic a)
{
    tlogic tl;
    if (a.logic=='1') tl.logic = '0';
    else if (a.logic=='0') tl.logic = '1';
    else tl.logic='X';
    tl.time = a.time;
    return tl;
}

tlogic operator^ (tlogic a, tlogic b)
{
    tlogic tl;
    if (a.logic==b.logic) tl.logic = '0';
    else tl.logic = '1';
    if (a.time > b.time) tl.time = a.time;
    else tl.time = b.time;
    return tl;
}
```

timedOperators.cpp

Overloaded
Operators
for struct
type

Using Boolean Expressions

The screenshot shows a code editor window with four tabs: `timedFunctions.cpp`, `timedFunctions.h`, `timedOperators.h*`, and `timedOperators.cpp*`. The `timedFunctions.cpp` tab is active, displaying the following code:

```
1 //include "timedOperators.h"
2 //include "timedFunctions.h"
3
4 #define MAX(a,b)a>b?a:b;
5 #define MIN(a,b)a<b?a:b;
6
7 void getVect (string vectorName, int numBits, tlogic values[]){ ... }
22
23 void putVect (string vectorName, int numBits, tlogic values[]){ ... }
24
25 void fullAdder(tlogic a, tlogic b, tlogic ci, tlogic& co, tlogic& sum)
26 {
27     co = (a & b ) | (a & ci) | (b & ci);
28     sum = a ^ b ^ ci;
29 }
30
31 void nBitAdder(tlogic a[], tlogic b[], tlogic ci[], tlogic co[], tlogic sum[], int
32 bits){ ... }
33
34 int main(){ ... }
```

A yellow callout box on the left points to the code with the text: **Full adder using Boolean expressions**.

A yellow callout box at the top right points to the `timedFunction.cpp` tab with the text: **timedFunction.cpp**.

A blue callout box on the right points to the `fullAdder` function with the text: **Full adder considers logic and timing**.

A blue starburst callout at the bottom right points to the `nBitAdder` function with the text: **There are no inside wires to propagate delay values**.

Using Boolean Expressions

```
C:\WINDOWS\system32\cmd.exe
Enter number of bits of operations: 8
Enter 8 bits of av: 11111111
Enter vector delay: 3
av: 11111111 AT 3
Enter 8 bits of bv: 00000000
Enter vector delay: 5
bv: 00000000 AT 5
Enter 1 bits of ci: 1
Enter vector delay: 7
ci: 1 AT 7

    av: 11111111 AT 3
    bv: 00000000 AT 5
    ci: 1 AT 7
    sumv: 00000000 AT 7
    co: 1 AT 7

Enter 0 to exit: 1
Enter number of bits of operations: 8
Enter 8 bits of av: 00001111
Enter vector delay: 3
av: 00001111 AT 3
Enter 8 bits of bv: 00000000
Enter vector delay: 5
bv: 00000000 AT 5
```

*Logic delays that
are only taking
input delays into
account*

```
C:\WINDOWS\system32\cmd.exe
Enter number of bits of operations: 8
Enter 8 bits of av: 10010011
Enter vector delay: 3
av: 10010011 AT 3
Enter 8 bits of bv: 11110110
Enter vector delay: 5
bv: 11110110 AT 5
Enter 1 bits of ci: 1
Enter vector delay: 7
ci: 1 AT 7

    av: 10010011 AT 3
    bv: 11110110 AT 5
    ci: 1 AT 7
    sumv: 10001010 AT 7
    co: 1 AT 5

Enter 0 to exit: 0
Press any key to continue . . .
```

Logic Simulation with C/C++

- Procedural Languages for Hardware Modeling
- Types and Operators for Logic Modeling
- Basic Logic Simulation
 - Logic functions
 - Function overloading
 - Passing logic functions
 - Using default values
 - Building higher level structures
 - Handling 4-value logic
 - Logic vector
 - Sequential circuit modeling
 - Using pointers for logic vectors
- Enhanced logic simulation with timing
 - Using struct for timing and logic
 - Gates that handle timing
 - Utility functions
 - Timing in logic structures
 - Overloading logical operators
 - Using Boolean expressions
- More Functions for Wires and Gates
 - Gate classes
 - Carrier centric modeling
 - Compatible scalar and vector

Gate Classes

The screenshot shows a code editor window with three tabs: `class3Functions.cpp`, `class3Primitives.cpp`, and `class3Primitives.h`. The `class3Primitives.h` tab is active, displaying the following code:

```
1  class and { ... };
9
10 class or {
11     char i1, i2, o1;
12     public:
13         or () // constructor
14         void inp (char a, char b) {i1=a; i2=b;}
15         void eval ();
16         void out (char & w) {w=o1;}
17     };
18
19 class not { ... };
27
28 class xor { ... };
36
```

Annotations with yellow callouts explain the code:

- Member variable**: Points to the `char i1, i2, o1;` declaration in the `or` class definition.
- Inline implementation**: Points to the `void eval ()` and `void out (char & w)` declarations in the `or` class definition.
- Member function**: Points to the `inp` constructor in the `or` class definition.
- external implementation**: Points to the three class definitions (`and`, `not`, and `xor`) which are shown as collapsed boxes.

Gate Classes

class3Functions.cpp class3Primitives.cpp class3Primitives.h

Class3 Logic (Global Scope)

```
1 #include "class3Primitives.h"
2
3 and::and() {o1='X';}
4 void and::evl (){ ... }
5
6 or::or() {o1='X';}
7 void or::evl () {
8     if ((i1=='1')||(i2=='1')) o1='1';
9     else if ((i1=='0')&&(i2=='0')) o1='0';
10    else o1='X';
11 }
12
13 not::not() {o1='X';}
14 void not::evl (){ ... }
15
16 xor::xor() {o1='X';}
17 void xor::evl (){ ... }
18
19
20
21
22
23
24
25
26
27
28
29
30
```

class3Primitives.cpp

OR class member function

Gate Classes

```
#include "class3Primitives.h"
#include "class3Functions.h"

void fullAdder (char a, char b, char ci, char & co, char & sum)
{
    char axb, ab, abc;
    xor xor1, xor2;
    and and1, and2;
    or or1;


    xor1.inp(a, b);
    xor1.evl();
    xor1.out(axb);
    and1.inp(a, b);
    and1.evl();
    and1.out(ab);
    and2.inp(axb, ci);
    and2.evl();
    and2.out(abc);
    or1.inp(ab, abc);
    or1.evl();
    or1.out(co);
    xor2.inp(axb, ci);
    xor2.evl();
    xor2.out(sum);
}

int main () { ... }
```

Gate Classes

```
28
29 int main ()
30 {
31     char aC;
32     char bC;
33     char ciC;
34     char coC;
35     char sumC;
36
37     int ai;
38
39     do {
40
41         cout << "Enter a: ";
42         cin >> aC; cout << aC << '\n';
43
44         cout << "Enter b: ";
45         cin >> bC; cout << bC << '\n';
46
47         cout << "Enter ci: ";
48         cin >> ciC; cout << ciC << '\n';
49
50     //    and (aC, bC, wC);
51     //    cout << "and:" << wC << '\n';
52
53     //    or (aC, bC, wC);
54     //    cout << "or:" << wC << '\n';
55
56     fullAdder (aC, bC, ciC, coC, sumC);
57
58     cout << "Carry: " << coC << '\n';
59     cout << " Sum: " << sumC << '\n';
60
61     cout << "\n" << "Continue?"; cin >> ai;
62
63 } while (ai>0);
64
65 }
```

Carrier Centric Modeling



Pointer Based Logic Classes

- ❖ Classes do not hold values. Since the lines are just pointers, someone else has to declare them and allocate them.
- ❖ evl and out are combined and evl does both. Actually, since the outputs are pointers they will just be updated by evl. Every invocation of evl puts the internal output values on the evl return value.
- ❖ Destructor is introduced.

Pointer Based Logic Classes

The screenshot shows a code editor with three tabs: `class2PointerFunctions.cpp`, `class2PointerFunctions.h`, and `class2PointerPrimitives.h*`. The `class2PointerPrimitives.h` tab is active, displaying the following code:

```
1 class and {
2     char *i1, *i2, *o1;
3 public:
4     and (); // constructor
5     ~and(); // destructor
6     void ios(char& a, char& b, char &w) { i1 = &a; i2 = &b; o1 = &w; }
7     void eval();
8 };
9
10 class or { ... };
11
12 class not { ... };
13
14 class xor { ... };
15
16
17 class fullAdder {
18     char *i1, *i2, *o1, *o2;
19 public:
20     halfAdder (); // constructor
21     ~halfAdder(); // destructor
22     void ios(char& a, char& b, char& co, char& sum)
23     {
24         i1 = &a; i2 = &b; o1 = &co; o2 = &sum;
25     }
26     void eval();
27 };
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
59
60
61
```

Annotations with arrows point to specific parts of the code:

- A yellow box labeled "constructor" points to the constructor definition in the `and` class.
- A yellow box labeled "destructor" points to the destructor definition in the `and` class.
- A yellow box labeled "Character Pointers" points to the declaration of `i1`, `i2`, and `o1` in the `and` class.
- A yellow box labeled "Wires are of char type" points to the parameter types in the `ios` and `eval` methods.
- A large yellow star-shaped callout contains the text: "Gates only process and points to wires. Wires as holders of values and transmitters".

Pointer Based Logic Classes

```
class2PointerFunctions.h    class2PointerPrimitives.h    class2PointerPrimitives.cpp
Class2 Pointer              (Global Scope)                  X
1 #include "class2PointerPrimitives.h"
2 #include "class2Pointerfunctions.h"
3
4 and::and() {}
5 void and::evl () {
6     if ((*i1=='0')||(*i2=='0')) *o1='0';
7     else if ((*i1=='1')&&(*i2=='1')) *o1='1';
8     else *o1='X';
9 }
10
11 or::or() {}
12 void or::evl () { ... }
13
14 not::not() {}
15 void not::evl () { ... }
16
17 xor::xor() {}
18 void xor::evl () { ... }
19
20 fullAdder::fullAdder() {}
21 void fullAdder::evl () { ... }
22
23 halfAdder::halfAdder() {}
24 void halfAdder::evl () { ... }
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
```

class2PointerPrimitives.cpp

structures

Pointers to wires

A processing element has no wire. A structure has wires. Only structures has wires and those are only for internal wires

Pointer Based Logic Classes

```
class2PointerFunctions.h      class2PointerPrimitives.h      class2PointerPrimitives.cpp + X
Class2 Pointer (Global Scope)
70 halfAdder::halfAdder() {}
71 void halfAdder::evl () {
72     // halfadder Local wires
73     char aL('X'), bL('X');
74     char coL('X'), sumL('X');
75
76     // Declare necessary gate instances
77     xor *xor1 = new xor;
    and *and1 = new and;

    // Associate ports of the gates with the Local HA wires
    xor1->ios(aL, bL, sumL);
    and1->ios(aL, bL, coL);

    // Via the HA pointers, read wire values that connect to
    // the HA from outside, and assign them to HA Local wires
    aL = *i1; bL = *i2;

    // Evaluate gates in the proper order
    xor1->evl();
    and1->evl();


    // Take calculated local wire values and assign the values
    // to the outside wires via pointers of FA
    *o1 = coL; *o2 = sumL;
}
100 %
```

class2PointerPrimitives.cpp

Or
*xor1.ios()

Order evl()
functions according
to logic

Structures also
have gates that
have no
internal wires



Pointer Based Logic Classes

```
class2PointerFunctions.h    class2PointerPrimitives.h    class2PointerPrimitives.cpp
```


```
32     fullAdder::fullAdder() {}  
33     void fullAdder::evl () {  
34  
35         // fulladder Local wires  
36         char aL('X'), bL('X'), ciL('X');  
37         char coL('X'), sumL('X');  
38         char axbL('X'), abL('X'), abcL('X');  
39  
40         // Declare necessary gate instances  
41         xor *xor1=new xor;  
42         xor *xor2=new xor;  
43         and *and1=new and;  
44         and *and2=new and;  
45         or  *or1= new or;  
46  
47         // Associate ports of the gates with the Local FA wires  
48         xor1->ios(aL, bL, axbL);  
49         and1->ios(aL, bL, abL);  
50         and2->ios(axbL, ciL, abcL);  
51         or1->ios(abL, abcL, coL);  
52         xor2->ios(axbL, ciL, sumL);  
53  
54         // Via the FA pointers, read wire values that connect to  
55         // the FA from outside, and assign them to FA Local wires  
56         aL = *i1; bL = *i2; ciL = *i3;  
57  
58         // Evaluate gates in the proper order  
59         xor1->evl();  
60         and1->evl();  
61         and2->evl();  
62         or1->evl();  
63         xor2->evl();  
64  
65         // Take calculated local wire values and assign the values  
66         // to the outside wires via pointers of FA  
67         *o1 = coL; *o2 = sumL;  
68     }100 %
```

class2PointerPrimitives.cpp

Port association

Only evl() functions must be ordered

Pointer Based Logic Classes



The image shows a software interface for a C/C++ program. The code editor window displays three files: `class2PointerPrimitives.h`, `class2PointerPrimitives.cpp`, and `class2PointerFunctions.cpp`. The `class2PointerFunctions.cpp` file is currently selected and contains the following code:

```
#include "class2PointerPrimitives.h"
#include "class2PointerFunctions.h"

int main ()
{
    char aC('X'), bC('X'), ciC('X'), coCF('X'), sumCF('X'),
        coCH('X'), sumCH('X');

    fullAdder *FA;
    FA=new fullAdder();
    halfAdder *HA;
    HA=new halfAdder();

    FA->ios(aC, bC, ciC, coCF, sumCF);
    HA->ios(aC, bC, coCH, sumCH);

    int ai;

    do {
        cout << "Enter a: "; cin >> aC;
        cout << "Enter b: "; cin >> bC;
        cout << "Enter ci: "; cin >> ciC;

        FA->eval();
        HA->eval();

        cout << "FA - Carry: " << coCF << " Sum: " << sumCF << '\n';
        cout << "HA - Carry: " << coCH << " Sum: " << sumCH << '\n';

        cout << "\n" << "Continue?"; cin >> ai;
    } while (ai>0);
}
```

A yellow callout box points from the text "Shows main for full adder and half adder functions" to the `main()` function in the code.

© 2014-2015, Zainalabedin Navabi - Logic Simulation with C/C++ 70

Gate Classes with Power and Timing Calculation

```
timedLogicFunctions.cpp      timedLogicUtilities.cpp      timedLogicFunctions.h      timedLogicPrimitives.h
Timed Logic Classes          (Global Scope)
1  int calculateEventTime(char lastValue, char newValue,
2    int in1LastEvent, int in2LastEvent, int gateDelay, int lastEvent);
3
4  class wire {
5  public:
6    char value;
7    int eventTime;
8    int activityCount=0;
9  public:
10  	wire(char c, int d) : value(c), eventTime(d) {}
11  	wire(){}; 
12  	void put(char a, int d) { value = a; eventTime = d; }
13  	void get(char& a, int& d) { a = value; d = eventTime; }
14  	int activity() { return activityCount; }
15 };
16
17 class and {
18  	wire *i1, *i2, *o1;
19  	int gateDelay, lastEvent;
20  	char lastValue;
21  public:
22  	and(wire& a, wire& b, wire& w, int d) :
23     i1(&a), i2(&b), o1(&w), gateDelay(d) {};
24  	~and();
25  	void eval();
26 };
27
28 class or { ... };
29
30 class not { ... };
31
32 class xor { ... };
33
34 class dff_ar {
35  	wire *D, *clk, *R, *Q;
36  	int clkQDelay, rstQDelay;
37  	int lastEvent; // last time output changed
38 };
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
```

EventTime to propagate delay

ActivityCount to carry power consumption

timedLogicPrimitives.h

Wires have constructor for value and event time.

They have put and get for accessing their value and event time

Wires have access function to activityCount

Declare wire to contain more information than just logic value

Gate Classes with Power and Timing Calculation

Xor
constructor
just ties port
pointers to
wires

O1 is a
pointer. This
pointer is tied
to pointer of w

timedLogicPrimitives.h

```
timedLogicFunctions.cpp      timedLogicUtilities.cpp      timedLogicFunctions.h      timedLogicPrimitives.h
Timed Logic Classes          (Global Scope)          

48 class xor {
49     wire *i1, *i2, *o1;
50     int gateDelay, lastEvent;
51     char lastValue = 'X';
52     public:
53         xor(wire& a, wire& b, wire& w, int d) : i1(&a), i2(&b), o1(&w),
54             gateDelay(d), lastEvent(), lastValue('X') { }
55         ~xor();
56         void evl();
57     };
58 class dff_ar {
59     wire *D, *clk, *R, *Q;
60     int clkQDelay, rstQDelay;
61     int lastEvent; // last time output changed
62     char lastValue;
63     public:
64         dff_ar(wire& d, wire& c, wire& r, wire& q, int dc, int dr) :
65             D(&d), clk(&c), R(&r), Q(&q), clkQDelay(dc), rstQDelay(dr) {};
66         ~dff_ar();
67         void evl();
68     };
69
70 // Structures based on above primitives begin here
71
72 class fullAdder {
73     wire *i1, *i2, *i3, *o1, *o2;
74
75     // Declare necessary gate instances
76     xor *xor1;
77     xor *xor2;
78     and *and1;
79     and *and2;
80     or *or1;
81
82     // fulladder Local wires
83     wire al, bl, clL;
84 }
```

Gate Classes with Power and Timing Calculation

```
timedLogicFunctions.cpp      timedLogicUtilities.cpp      timedLogicFunctions.h      timedLogicPrimitives.h
Timed Logic Classes          (Global Scope)          

71 // Structures based on above primitives begin here
72
73 class fullAdder {
74     wire *i1, *i2, *i3, *o1, *o2;
75
76     // Declare necessary gate instances
77     xor *xor1;
78     xor *xor2;
79     and *and1;
80     and *and2;
81     or *or1;
82
83     // fulladder Local wires
84     wire aL, bL, ciL;
85     wire coL, sumL;
86     wire axbL, abL, abcL;
87
88 public:
89     fullAdder(wire& a, wire& b, wire& ci, wire& co, wire& sum) :
90         i1(&a), i2(&b), i3(&ci), o1(&co), o2(&sum),
91         aL('X', 0), bL('X', 0), ciL('X', 0),
92         coL('X', 0), sumL('X', 0),
93         axbL('X', 0), abL('X', 0), abcL('X', 0) {
94
95         // Associate ports of the gates with the Local FA wires
96         xor1 = new xor(aL, bL, axbL, 5); // 5 is gate delay
97         xor2 = new xor(axbL, ciL, sumL, 5);
98         and1 = new and(abL, bL, abL, 3);
99         and2 = new and(axbL, ciL, abcL, 3);
100        or1 = new or(abL, abcL, coL, 3);
101    };
102    ~fullAdder();
103    void evl();
104};
105
106 class halfAdder {
107     wire *i1, *i2, *o1, *o2;
```

timedLogicPrimitives.h

Full adder class definition declares gates and internal wires

Full adder constructor ties ports of the full adder to external wires and initialize internal wires

Then It has evl() function that call gate classes in proper order

Gate Classes with Power and Timing Calculation

```
timedLogicFunctions.cpp      timedLogicUtilities.cpp      timedLogicFunctions.h      timedLogicPrimitives.h
Timed Logic Classes      (Global Scope)
```

```
105
106 class halfAdder {
107     wire *i1, *i2, *o1, *o2;
108
109     // Declare necessary gate instances
110     xor *xor1;
111     and *and1;
112
113     // halfadder Local wires
114     wire aL, bL;
115     wire coL, sumL;
116
117 public:
118     halfAdder(wire& a, wire& b, wire& co, wire& sum) :
119         i1(&a), i2(&b), o1(&co), o2(&sum),
120         aL('X', 0), bL('X', 0), coL('X', 0), sumL('X', 0){
121
122         // Associate ports of the gates with the Local HA wires
123         xor1 = new xor(aL, bL, sumL, 5);
124         and1 = new and(aL, bL, coL, 3);
125     };
126     ~halfAdder();
127     void eval();
128
129
130};
```

timedLogicPrimitives.h

half adder constructor
ties ports of the full
adder to external wires
and initialize internal
wires

Then It has eval()
function that call
gate classes in
proper order

Gate Classes with Power and Timing Calculation

The image shows two code editors side-by-side. The top editor is titled 'timedLogicUtilities.h' and contains the following code:

```
1 #include "timedLogicPrimitives.h"
2 #include "timedLogicFunctions.h"
3
4 void inpBit(string, wire&);
5 void outBit(string, wire);
```


The bottom editor is titled 'timedLogicUtilities.cpp' and contains the following code:

```
1 #include "timedLogicUtilities.h"
2
3 void inpBit(string wireName, wire& valtim) {
4     char value;
5     int time;
6     cout << "Enter value followed by @ time for " << wireName << ": ";
7     cin >> value; cin >> time;
8     valtim.put(value, time);
9 }
10
11 void outBit(string wireName, wire valtim) {
12     char value;
13     int time;
14     valtim.get(value, time);
15     cout << wireName << ":" << value << "@" << time << "\n";
16 }
```

Yellow callout boxes point from the text 'timedLogicUtilities.h' and 'timedLogicUtilities.cpp' to their respective code files. A large blue callout box points from the text 'For implementing this we need several utility functions. For inbit and outbit to get time and value for wires' to the code in 'timedLogicUtilities.cpp'.

For implementing this we need several utility functions. For inbit and outbit to get time and value for wires

Gate Classes with Power and Timing Calculation



A screenshot of a code editor showing four files:

- timedLogicUtilities.cpp
- timedLogicUtilities.h
- timedLogicFunctions.cpp
- timedLogicPrimitives.cpp

The current file is `timedLogicPrimitives.cpp`. The code contains three functions:

```
1 #include "timedLogicPrimitives.h"
2 #include "timedLogicFunctions.h"
3
4 #define MAX(a,b) ((a>b)?a:b)
5
6 int calculateEventTime(char lastValue, char newValue,
7     int in1LastEvent, int in2LastEvent, int gateDelay, int lastEvent){
8
9     if (lastValue == newValue)
10        return lastEvent;
11    else
12        return gateDelay + MAX (in1LastEvent, in2LastEvent);
13 }
14
15 int calculateEventTime(char lastValue, char newValue,
16     int in1LastEvent, int gateDelay, int lastEvent){
17
18     if (lastValue == newValue)
19        return lastEvent;
20    else
21        return gateDelay + in1LastEvent;
22 }
23
24 void and::evl () {
25
26     if ((i1->value == '0') || (i2->value == '0'))
27         o1->value = '0';
28     else if ((i1->value == '1') && (i2->value == '1'))
29         o1->value = '1';
30     else
31         o1->value='X';
32
33     o1->eventTime = calculateEventTime(lastValue, o1->value,
34         i1->eventTime, i2->eventTime, gateDelay, lastEvent);
35
36     o1->activityCount = i1->activityCount + i2->activityCount +
37         ((lastValue == o1->value) ? 0 : 1);
38 }
```

timedLogicPrimitives.cpp

If output has changed, the last event time on output is the larger of the inputs plus gate delay

Gate Classes with Power and Timing Calculation

timedLogicUtilities.cpp timedLogicUtilities.h timedLogicFunctions.cpp **timedLogicPrimitives.cpp** evl()

```
81 void xor::evl () {
82
83     if ((i1->value == 'X') || (i2->value == 'X') ||
84         (i1->value == 'Z') || (i2->value == 'Z'))
85         o1->value = 'X';
86     else if (i1->value==i2->value)
87         o1->value='0';
88     else
89         o1->value='1';
90
91     o1->eventTime = calculateEventTime(lastValue, o1->value,
92                                         i1->eventTime, i2->eventTime, gateDelay, lastEvent);
93
94     o1->activityCount = i1->activityCount + i2->activityCount +
95         ((lastValue == o1->value) ? 0 : 1);
96
97     lastEvent = o1->eventTime;
98     lastValue = o1->value;
99 }
100
101 void dff_ar::evl() {
102
103     if (R->value == '1') {
104         Q->value = '0';
105         Q->eventTime = calculateEventTime(lastValue, Q->value,
106                                         R->eventTime, rstQDelay, lastEvent);
107     }
108     else if (clk->value == 'P') {
109         Q->value = D->value;
110         Q->eventTime = calculateEventTime(lastValue, Q->value,
111                                         clk->eventTime, clkQDelay, lastEvent);
112     }
113
114     Q->activityCount = D->activityCount + 2 +
115         ((lastValue == Q->value) ? 0 : 3);
116 }
```

Logic part

Event part(timing)

Activity part(power)


Retain last event and last value

Logic part

Event part(timing)

Activity part(power)

Gate Classes with Power and Timing Calculation




The screenshot shows a code editor with four tabs: `timedLogicFunctions.h`, `timedLogicPrimitives.cpp`, `timedLogicFunctions.cpp`, and `timedLogicPrimitives.h`. The `timedLogicPrimitives.cpp` tab is active, showing C++ code for gate evaluation. A yellow callout box highlights the `fullAdder::evl()` method.

```
120 void fullAdder::evl () {
121     // Via the FA pointers, read wire values that connect to
122     // the FA from outside, and assign them to FA Local wires
123     aL = *i1; bL = *i2; cIL = *i3;
124
125     // Evaluate gates in the proper order
126     xor1->evl();
127     and1->evl();
128     and2->evl();
129     or1->evl();
130     xor2->evl();
131
132     // Take calculated local wire values and assign the values
133     // to the outside wires via pointers of FA
134     *o1 = col; *o2 = sumL;
135 }
136
137
138
139 void halfAdder::evl () {
140
141     // Via the HA pointers, read wire values that connect to
142     // the HA from outside, and assign them to HA Local wires
143     aL = *i1; bL = *i2;
144
145     // Evaluate gates in the proper order
146     xor1->evl();
147     and1->evl();
148
149     // Take calculated local wire values and assign the values
150     // to the outside wires via pointers of FA
151     *o1 = col; *o2 = sumL;
152 }
153
```

timedLogicPrimitives.cpp

Gate Classes with Power and Timing Calculation



timedLogicUtilities.cpp timedLogicUtilities.h **timedLogicFunctions.cpp** timedLogicPrimitives.cpp


Timed Logic Classes (Global Scope)

```
30
31 int main ()
32 {
33     wire A, B;
34     wire clk, rst, fb('X',0);
35     wire sum, carry;
36
37     fullAdder *FA = new fullAdder(A, B, fb, carry, sum);
38     dff_ar *FF = new dff_ar(carry, clk, rst, fb, 4, 6);
39
40     int ai=1;
41
42     do {
43         inpBit("Serial input A", A);
44         inpBit("Serial input B", B);
45         inpBit("FF Clock input", clk);
46         inpBit("FF Async Reset", rst);
47
48         FA->evl();
49
50         outBit("Carry output ", carry);
51         outBit("Serial output", sum);
52
53         FF->evl();
54
55         outBit("Feedback", fb);
56
57         cout << "\n" << "Continue? "; cin >> ai;
58     } while (ai>0);
59
60     cout << "Activities: Sum: " << sum.activity()
61       << "; Carry: " << carry.activity()
62       << "; Feedback: " << fb.activity() << '\n'
63
64 }
65
```

100 %

A yellow callout box points from the text "timedLogicFunctions.cpp" to the code editor window.

A blue callout box points from the text "Serial Adder" to a schematic diagram of a serial adder.



Gate Classes with Power and Timing Calculation

```
C:\WINDOWS\system32\cmd.exe
Enter value followed by @ time for FF Async Reset: 0 50
Carry output : 0 @ 761
Serial output: 1 @ 760
Feedback: 0 @ 1004

Continue? 1
Enter value followed by @ time for Serial input A: 0 550
Enter value followed by @ time for Serial input B: 0 1100
Enter value followed by @ time for FF Clock input: 0 1100
Enter value followed by @ time for FF Async Reset: 0 50
Carry output : 0 @ 761
Serial output: 0 @ 1110
Feedback: 0 @ 1004

Continue? 1
Enter value followed by @ time for Serial input A: 0 550
Enter value followed by @ time for Serial input B: 0 1100
Enter value followed by @ time for FF Clock input: P 1200
Enter value followed by @ time for FF Async Reset: 0 50
Carry output : 0 @ 761
Serial output: 0 @ 1110
Feedback: 0 @ 1204

Continue? 0
Activities: Sum: 101; Carry: 101; Feedback: 106
```


Gate Classes with Power and Timing Calculation

```
C:\WINDOWS\system32\cmd.exe
Enter value followed by delay of Wire a: 0 0
Enter value followed by delay of Wire b: 1 15
Enter value followed by delay of Wire c: 0 0
FA - Carry: 0 AT 11
          Sum: 1 AT 25
HA - Carry: 0 AT 3
          Sum: 1 AT 20

Continue? 1
Enter value followed by delay of Wire a: 0 0
Enter value followed by delay of Wire b: 0 37
Enter value followed by delay of Wire c: 0 0
FA - Carry: 0 AT 11
          Sum: 0 AT 47
HA - Carry: 0 AT 3
          Sum: 0 AT 42

Continue? 1
Enter value followed by delay of Wire a: 1 43
Enter value followed by delay of Wire b: 1 59
Enter value followed by delay of Wire c: 1 73
FA - Carry: 1 AT 65
          Sum: 1 AT 78
HA - Carry: 1 AT 62
          Sum: 0 AT 42
```

Wire and Gate Vectors



The screenshot shows a code editor with three tabs: `timedVectorLogicFunctions.cpp`, `timedVectorLogicUtilities.cpp`, and `timedVectorLogicPrimitives.h`. The `timedVectorLogicPrimitives.h` tab is active, displaying the following code:

```
133 class wireV {
134     public:
135         char* value;
136         int n; //Bits
137         int eventTime;
138         int activityCount = 0;
139     public:
140         wireV(string v, int d, int size);
141         wireV();
142         ~wireV();
143         void put(string a, int d);
144         void get(string& a, int& d);
145         int activity() { return activityCount; }
146     };
147
148
149 class andV {
150     wireV *i1, *i2, *o1;
151     int gateDelay, lastEvent;
152     char* lastValue;
153     public:
154         andV(wireV& a, wireV& b, wireV& w, int d) :
155             i1(&a), i2(&b), o1(&w), gateDelay(d) {
156                 lastValue = new char[w.n+1];
157             };
158         ~andV();
159         void evl();
160     };
161
162 class orV {
163     wireV *i1, *i2, *o1;
164     int gateDelay, lastEvent;
165     char* lastValue;
166     public:
167         orV(wireV& a, wireV& b, wireV& w, int d) :
168             i1(&a), i2(&b), o1(&w), gateDelay(d) {
169                 lastValue = new char[w.n + 1];
170             };
171         ~orV();
172         void evl();
173     };
174 }
```

timedVectorLogicPrimitives.h

Main difference with wire

Last value for timing calculation

Wire vector has an event time for a group of wires and an activityCount for a group of wires. This model is not accurate since all individual wires are treated the same

Wire and Gate Vectors


```
timedVectorLogicUtilities.cpp ✘ × timedVectorLogicPrimitives.h ✘ × timedVectorLogicUtilities.h
Timed Vector Logic Classes (Global Scope) inpBit(string wireName, wireV & valtim)
1 #include "timedVectorLogicUtilities.h"
2
3 void inpBit(string wireName, wire& valtim) {
4     char value;
5     int time;
6     cout << "Enter value followed by @ time for " << wireName << ": ";
7     cin >> value; cin >> time;
8     valtim.put(value, time);
9 }
10
11 void outBit(string wireName, wire valtim) {
12     char value;
13     int time;
14     valtim.get(value, time);
15     cout << wireName << ":" << value << " @ " << time << "\n";
16 }
17
18 void inpBit(string wireName, wireV& valtim) {
19     string value;
20     int time;
21     cout << "Enter value followed by @ time for " << wireName << ": ";
22     cin >> value; cin >> time;
23     valtim.put(value, time);
24 }
25
26 void outBit(string wireName, wireV valtim) {
27     string value;
28     int time;
29     valtim.get(value, time);
30     cout << wireName << ":" << value << " @ " << time << "\n";
31 }
```

timedVectorLogicPrimitives.h

Utility for
individual
wires

Utility for
arrays

Wire and Gate Vectors



timedVectorLogicUtilities.cpp timedVectorLogicUtilities.h timedVectorLogicPrimitives.cpp*

```
156     wireV::wireV(string v, int d, int size) : eventTime(d), n(size) {
157         int i;
158         value = new char[n + 1];
159         v.resize(n, 'X');
160         for (i = 0; i < n; i++){ *(i + value) = v.at(i); }
161         *(n + value) = '\0';
162     }
163     void wireV::put(string a, int d){
164         int i;
165         eventTime = d;
166         a.resize(n, '0');
167         for (i = 0; i < n; i++){ *(i + value) = a.at(i); }
168     }
169     void wireV::get(string& a, int& d){
170         int i;
171         d = eventTime;
172         a.resize(n, '0');
173         for (i = 0; i < n; i++){ a.at(i) = *(i + value); }
174     }
175
176     void andV::evl() {
177         int i = 0;
178
179         while (i1->value[i] != '\0'){
180             if (((i1->value[i]) == '0') || ((i2->value[i]) == '0'))
181                 o1->value[i] = '0';
182             else if ((i1->value[i] == '1') && (i2->value[i] == '1'))
183                 o1->value[i] = '1';
184             else
185                 o1->value[i] = 'X';
186             i++;
187         }
188     }
189
190     void orV::evl() {
191         int i = 0;
192         while (i1->value[i] != '\0'){



timedVectorLogicPrimitives.cpp



Adding \0 to make it compatible with the c++ predefined string class



Evl() function for wireV. Since they are clusters, individual delay and power do not apply




© 2014-2015, Zainalabedin Navabi - Logic Simulation with C/C++



84


```

Wire and Gate Vectors



```
timedVectorLogicUtilities.cpp      timedVectorLogicPrimitives.cpp*      timedVectorLogicFunctions.cpp + x
Timed Vector Logic Classes          (Global Scope)
```

```
64
65 int main ()
66 {
67     wireV awV("10101111", 0, 8), bwV("00110000", 0, 8), cwV("00001111", 0, 8),
68     wwV("00001111", 0, 8), ywV("XXXX0000", 0, 8);
69
70     andV *AND = new andV(awV, bwV, wwV, 0);
71     orV *OR = new orV(awV, bwV, ywV, 0);
72
73     int ai;
74
75     do {
76         inpBit("Wire a", awV);
77         inpBit("Wire b", bwV);
78
79         AND->evl();
80         OR->evl();
81
82         outBit("Wire w AND result", wwV);
83         outBit("Wire w OR result", ywV);
84
85         cout << "\n" << "Continue? "; cin >> ai;
86
87     } while (ai>0);
88 }
```

timedVectorLogicFunctions.cpp

Vectors have
character pointer
instead of char

Wire and Gate Vectors

```
C:\WINDOWS\system32\cmd.exe
Enter value followed by @ time for Wire a: 11001101 3
Enter value followed by @ time for Wire b: 10011110 5
Wire w AND result: 10001100 @ 0
Wire w OR result: 11011111 @ 0
Continue?
```

Logic Simulation with C/C++

- Containing Event Based Timing
 - To include in wires
 - To include in gates
- Gate-based structures
- Gate pointers and objects
- Wire and gate vectors

○ Hierarchal Modeling of Digital Components

- Wire functionalities
- Gate functionalities
- Polymorphic gate base
- Virtual functions
- Functions overwriting
- Flip flop description hierachal

○ Inheritance in Logic Structures

- A generic gate definition
- Gates to include timing
- Building structures from objects

Inheritance in Logic Functions

Accessible by
gate classes
that are
inherited from
gates

Timing activity
functions for 1
and 2 input
gates

All gates
inherit from
gate class

```
inheritedLogicClassesFunctions.cpp      inheritedLogicClassesPrimitives.cpp      inheritedLogicClassesPrimitives.h
+ Logic Class Inheritance              fullAdder
16 class gates {
17     protected:
18         wire *i1, *i2, *o1;
19         int gateDelay, lastEvent;
20         char lastValue;
21
22     public:
23         gates(wire& a, wire& w, int d) :
24             i1(&a), o1(&w), gateDelay(d) {}
25         gates(wire& a, wire& b, wire& w, int d) :
26             i1(&a), i2(&b), o1(&w), gateDelay(d) {}
27         gates(){}
28         ~gates();
29         void evl();
30         void timingActivity2();
31         void timingActivity1();
32     };
33
34     class and: public gates {
35     public:
36         and(wire& a, wire& b, wire& w, int d) : gates(a, b, w, d)
37             ~and();
38         void evl();
39     };
40
41     class or: public gates {
42     public:
43         or(wire& a, wire& b, wire& w, int d) : gates(a, b, w, d) {}
44         ~or();
45         void evl();
46     };
47
48     class not: public gates {
49     public:
50         not(wire& a, wire& w, int d) : gates(a, w, d) {}
51         ~not();
52         // void evl() does not exist, will use gates::evl()
53     };
54 }
```

Different constructors
for 2-input and 1-input
gates and no
initialization

InheritedLogicClassPrimitives.h

Evl() is needed for
each gate. Each gate
instance use its own
evl() function

An inherited
class that
does not
have its own
evl()
can depend on
the base
class

Inheritance in Logic Functions

The screenshot shows a code editor with three tabs: `inheritedLogicClassesFunctions.cpp`, `inheritedLogicClassesPrimitives.cpp`, and `inheritedLogicClassesPrimitives.h`. The `inheritedLogicClassesPrimitives.cpp` tab is active, displaying the following code:

```
#define MAX(a,b) ((a>b)?a:b)

int calculateEventTime(char lastValue, char newValue,
    int in1LastEvent, int in2LastEvent, int gateDelay, int lastEvent){

    if (lastValue == newValue)
        return lastEvent;
    else
        return gateDelay + MAX (in1LastEvent, in2LastEvent);
}

int calculateEventTime(char lastValue, char newValue,
    int in1LastEvent, int gateDelay, int lastEvent) { ... }

void gates::evl() { // inverts its input 1

    if (i1->value == '0')
        o1->value = '1';
    else if (i1->value == '1')
        o1->value = '0';
    else
        o1->value = 'X';

    gates::timingActivity1();
}

void gates::timingActivity2() {

    o1->eventTime = calculateEventTime(lastValue, o1->value,
        i1->eventTime, i2->eventTime, gateDelay, lastEvent);

    o1->activityCount = i1->activityCount + i2->activityCount +
        ((lastValue == o1->value) ? 0 : 1);

    lastEvent = o1->eventTime;
    lastValue = o1->value;
}

void gates::timingActivity1() { ... }
```

A yellow callout box contains the text "InheritedLogicClassPrimitives.cpp". A yellow arrow points from this text to the code in the editor.

Inheritance in Logic Functions

inheritedLogicClassesFunctions.cpp inheritedLogicClassesPrimitives.cpp inheritedLogicClassesPrimitives.h

Logic Class Inheritance

```
57 void and::evl() {  
58  
59     if ((i1->value == '0') || (i2->value == '0'))  
60         o1->value = '0';  
61     else if ((i1->value == '1') && (i2->value == '1'))  
62         o1->value = '1';  
63     else  
64         o1->value = 'X';  
65  
66     gates::timingActivity2();  
67 }  
68  
69 void or::evl() { ... }  
70  
71 /*void not::evl () { // uses gates::evl(); }*/  
72  
73 void xor::evl () {  
74  
75     if ((i1->value == 'X') || (i2->value == 'X') ||  
76         (i1->value == 'Z') || (i2->value == 'Z'))  
77         o1->value = 'X';  
78     else if (i1->value==i2->value)  
79         o1->value='0';  
80     else  
81         o1->value='1';  
82  
83     gates::timingActivity2();  
84 }  
85  
86 void dff_ar::evl() {  
87  
88     if (R->value == '1') {  
89         Q->value = '0';  
90         Q->eventTime = calculateEventTime(lastValue, Q->value,  
91             R->eventTime, rstQDelay, lastEvent);  
92     }  
93     else if (clk->value == 'P') {  
94  
95         Q->value = '1';  
96         Q->eventTime = calculateEventTime(lastValue, Q->value,  
97             R->eventTime, clkPDelay, lastEvent);  
98     }  
99 }  
100  
101  
102  
103 }
```

Calculate output value and call timing activity at gates

inheritedLogicClassPrimitives.cpp

No evl() for not to use that of gates


Structures from Inherited Gates

```
inheritedLogicClassesFunctions.cpp      inheritedLogicClassesPrimitives.cpp      inheritedLogicClassesPrimitives.h
Logic Class Inheritance      (Global Scope)
76  class fullAdder {
77      wire *i1, *i2, *i3, *o1, *o2;
78
79      // Declare necessary gate instances
80      xor *xor1;
81      xor *xor2;
82      and *and1;
83      and *and2;
84      or  *or1;
85
86      // fulladder Local wires
87      wire aL, bL, ciL;
88      wire coL, sumL;
89      wire axbL, abL, abcL;
90
91  public:
92      fullAdder(wire& a, wire& b, wire& ci, wire& co, wire& sum) :
93          i1(&a), i2(&b), i3(&ci), o1(&co), o2(&sum),
94          aL('X', 0), bL('X', 0), ciL('X', 0),
95          coL('X', 0), sumL('X', 0),
96          axbL('X', 0), abL('X', 0), abcL('X', 0) {
97
98          // Associate ports of the gates with the Local FA wires
99          xor1 = new xor(aL, bL, axbL, 5); // 5 is gate delay
100         xor2 = new xor(axbL, ciL, sumL, 5);
101         and1 = new and(aL, bL, abL, 3);
102         and2 = new and(axbL, ciL, abcL, 3);
103         or1 = new or(abL, abcL, coL, 3);
104     };
105     ~fullAdder();
106     void evl();
107 };
108
109 class halfAdder {
110     wire *i1, *i2, *o1, *o2;
111
112     // Declare necessary gate instances
113 }
```

inheritedLogicClassPrimitives.cpp

Full adder uses
inherited gates.
Wiring is done
here.

Inheritance in Logic Structures



The code block shows a screenshot of a C/C++ IDE displaying two files: `inheritedLogicClassesFunctions.cpp` and `inheritedLogicClassesPrimitives.cpp`. The `inheritedLogicClassesPrimitives.cpp` file is currently open, showing the implementation of the `evl()` method for a full adder and a half adder. A yellow callout box highlights the text "Evl() of full adder order the gates".

```
inheritedLogicClassesFunctions.cpp      inheritedLogicClassesPrimitives.cpp      inheritedLogicClassesPrimitives.h
Logic Class Inheritance              xor                                     evl()
void fullAdder::evl () {
    // Via the FA pointers, read wire values that connect to
    // the FA from outside, and assign them to FA Local wires
    aL = *i1; bL = *i2; cIL = *i3;
    and1->timingActivity1();
    // Evaluate gates in the proper order
    xor1->evl();
    and1->evl();
    and2->evl();
    or1->evl();
    xor2->evl();

    // Take calculated local wire values and assign the values
    // to the outside wires via pointers of FA
    *o1 = col; *o2 = sumL;
}

void halfAdder::evl () {
    // Via the HA pointers, read wire values that connect to
    // the HA from outside, and assign them to HA Local wires
    aL = *i1; bL = *i2;

    // Evaluate gates in the proper order
    and1->evl();
    xor1->evl();


    // Take calculated local wire values and assign the values
    // to the outside wires via pointers of FA
    *o1 = col; *o2 = sumL;
}

// ----- Vector Logics -----
wireV::wireV(string v, int d, int size) : eventTime(d), n(size) {
```

inheritedLogicClassPrimitives.cpp

Evl() of full
adder order the
gates

Inheritance in Logic Structures



```
inheritedLogicClassesFunctions.cpp + X inheritedLogicClassesPrimitives.cpp inheritedLogicClassesPrimitives.h
Logic Class Inheritance (Global Scope)

3 int main ()
4 {
5     wire aW('0', 3), bW('1', 5), ciW('X', 0), coWF('X', 0), sumWF('X', 0),
6         colWH('X', 0), sumWH('X', 0);
7     wire dW('X', 4), ew('X', 4);
8
9     fullAdder *FA = new fullAdder(aW, bW, ciW, coWF, sumWF);
10    halfAdder *HA = new halfAdder(aW, bW, colWH, sumWH);
11    //not *NOT = new not(aW, dW, 5); // or use gates as below
12    gates *NOT = new not(aW, dW, 5); // "not" can do everything that "gates" can.
13
14    int ai;
15
16    do {
17        inpBit("Wire a", aW);
18        inpBit("Wire b", bW);
19        inpBit("Wire c", ciW);
20
21        FA->evl();
22        HA->evl();
23        NOT->evl();
24
25        outBit("FA - Carry", coWF);
26        outBit("      Sum", sumWF);
27
28        outBit("HA - Carry", colWH);
29        outBit("      Sum", sumWH);
30
31        outBit("NOT - Gate", dW);
32
33        cout << "\n" << "Continue? "; cin >> ai;
34
35    } while (ai>0);
36
37
38 /*int main ()
39 {
```

inheritedLogicClassFunctions.cpp

Logic Simulation with C/C++

- Containing Event Based Timing
 - To include in wires
 - To include in gates
- Gate-based structures
- Gate pointers and objects
- Wire and gate vectors


○ Hierarchal Modeling of Digital Components

- Wire functionalities
- Gate functionalities
- Polymorphic gate base
- Virtual functions
- Functions overwriting
- Flip flop description hierachal

○ Inheritance in Logic Structures

- A generic gate definition
- Gates to include timing
- Building structures from objects

Logic Testability Analysis



Wire Functionality

The image shows a logic circuit diagram in the background, featuring various logic gates (AND, OR, NOT, XNOR) and wires connecting them. In the foreground, there is a code editor window titled "polymorphismLogicClassesPrimitives.h". The code defines two classes: "wire" and "gates". The "wire" class has protected members: static int numberofWires, char value, int eventTime, int activityCount (set to 0), and float controlability (set to 0.5). It has public methods: wireIdentifier (set to numberofWires), put(char c, int d) which sets value=c and eventTime=d, get(char& a, int& d) which gets value=a and eventTime=d, and activity() which returns activityCount. The "gates" class has protected members: wire *i1, *i2, *o1, gateDelay, lastEvent, and lastValue. It has public methods: timingActivity2(), timingActivity1(), and a constructor gates(wire& a, wire& w, int d) which initializes i1(a), o1(w), and gateDelay(d). A static int numberofGates is also defined.

```
polymorphismLogicClassesFunctions.h  polymorphismLogicClassesPrimitives.h* - x
Logic Class Polymorphism  (Global Scope)

2
3 class wire {
4 protected:
5     static int numberofWires;
6 public:
7     char value;
8     int eventTime;
9     int activityCount = 0;
10    float controlability = 0.5;
11 public:
12     int wireIdentifier;
13     wire(char c, int d) : value(c), eventTime(d) {
14         wireIdentifier = numberofWires;
15         numberofWires++;
16     }
17     wire(){}
18     void put(char a, int d) { value = a; eventTime = d; }
19     void get(char& a, int& d) { a = value; d = eventTime; }
20     int activity() { return activityCount; }
21 };
22
23 class gates {
24 protected:
25     wire *i1, *i2, *o1;
26     int gateDelay, lastEvent;
27     char lastValue;
28
29     void timingActivity2();
30     void timingActivity1();
31     static int numberofGates;
32 public:
33     int gateIdentifier;
34     float outputControlability = 1.0;
35     gates(wire& a, wire& w, int d) :
36         i1(&a), o1(&w), gateDelay(d) {
37         gateIdentifier = numberofGates;
38         numberofGates++;
39     }
40 };

Only a copy of it is generated for every instance of wire
Any new wire increments number of wires
Wire class has wire identifier and static number of wires
```

Polymorphic Gate Base

```
polymorphismLogicClassesFunctions.h      polymorphismLogicClassesPrimitives.h* -p
Logic Class Polymorphism      (Global Scope)


22
23 class gates {
24     protected:
25         wire *i1, *i2, *o1;
26         int gateDelay, lastEvent;
27         char lastValue;
28
29     void timingActivity2();
30     void timingActivity1();
31     static int numberOfGates;
32 public:
33     int gateIdentifier;
34     float outputControllability = 1.0;
35     gates(wire& a, wire& w, int d) :
36         i1(&a), o1(&w), gateDelay(d) {
37         gateIdentifier = numberOfGates;
38         numberOfGates++;
39     }
40     gates(wire& a, wire& b, wire& w, int d) :
41         i1(&a), i2(&b), o1(&w), gateDelay(d) {
42         gateIdentifier = numberOfGates;
43         numberOfGates++;
44     }
45     gates(){};
46     ~gates(){};
47     virtual void evl();
48     virtual void prob(){}
49 };
50
51     float getProb(gates* );
52
53 class and: public gates {
54     public:
55         and(wire& a, wire& b, wire& w, int d) : gates(a, b, w, d) {}
56         ~and();
57         void evl();
58         void prob();
59 }
```

PolymorphismLogicClassesPrimitives.h

Gates constructor assigns an id and increments the gate count

Virtual can be overwritten by classes that inherit from it. If not overwritten, the same evl() of gates will be used for an inherited class

Polymorphic Gate Base



```
polymorphismLogicClassesPrimitives.h  X polymorphismLogic...ssesPrimitives.cpp
Logic Class Polymorphism  (Global Scope)

53 class and: public gates {
54     public:
55         and(wire& a, wire& b, wire& w, int d) : gates(a, b, w, d) {}
56         ~and();
57         void evl();
58         void prob();
59     };
60
61 class or: public gates {
62     public:
63         or(wire& a, wire& b, wire& w, int d) : gates(a, b, w, d) {}
64         ~or();
65         void evl();
66         void prob();
67     };
68
69 class not: public gates {
70     public:
71         not(wire& a, wire& w, int d) : gates(a, w, d) {}
72         ~not();
73         void evl();
74         void prob();
75     };
76
77 class xor: public gates {
78     public:
79         xor(wire& a, wire& b, wire& w, int d) : gates(a, b, w, d) {}
80         ~xor();
81         void evl();
82         void prob();
83     };
84
85 class flipflop {
86     protected:
87         wire *D, *clk, *rst, *cen, *Q;
88         int clkQDelay;
89         int rstQDelay;
90 }
```

PolymorphismLogicClassesPrimitives.h

Each gate just uses the constructor of gates and declares member functions to overwrite evl() and prob() of gates

Polymorphic Gate Base

Like a one
input buffer

```
polymorphismLogicClassesPrimitives.h      polymorphismLogic...sesPrimitives.cpp
```

```
23 int wire::numberOfWires = 1;
24
25 void gates::evl() { // puts input 1 on output
26     o1->value = i1->value;
27     gates::timingActivity1();
28 }
29
30 void gates::timingActivity2() {
31
32     o1->eventTime = calculateEventTime(lastValue, o1->value,
33                                         i1->eventTime, i2->eventTime, gateDelay, lastEvent);
34
35     o1->activityCount = i1->activityCount + i2->activityCount;
36     ((lastValue == o1->value) ? 0 : 1);
37
38     lastEvent = o1->eventTime;
39     lastValue = o1->value;
40 }
41
42 void gates::timingActivity1() {
43
44     o1->eventTime = calculateEventTime(lastValue, o1->value,
45                                         i1->eventTime, gateDelay, lastEvent);
46
47     o1->activityCount = i1->activityCount + ((lastValue == o1->value)?0:1);
48
49     lastEvent = o1->eventTime;
50     lastValue = o1->value;
51 }
52
53 int gates::numberOfGates=1;
54
55 float getProb(gates* GATE){
56     return GATE->outputControlability;
57 }
58
59 void and::evl() {
60
61     if ((i1->value == '0') || (i2->value == '0'))
62 }
```

PolymorphismLogicClassesPrimitives.cpp

Static initialization
must be done as
member functions are
defined

Polymorphic Gate Base

The screenshot shows a code editor with two files open:

- polymorphismLogicClassesPrimitives.h**: Declares abstract base classes for logic primitives.
- polymorphismLogicClassesPrimitives.cpp**: Implements concrete classes and polymorphic behavior.

polymorphismLogicClassesPrimitives.cpp contains the following code:

```
56 void and::eval() {
57     if ((i1->value == '0') || (i2->value == '0'))
58         o1->value = '0';
59     else if ((i1->value == '1') && (i2->value == '1'))
60         o1->value = '1';
61     else
62         o1->value = 'X';
63
64     gates::timingActivity2();
65 }
66
67 void and::prob() {
68     outputControlability = i1->controlability * i2->controlability;
69     o1->controlability = outputControlability;
70 }
71
72
73 +void or::eval() { ... }
74 +void or::prob() { ... }
75
76
77 +void not::eval() { ... }
78 +void not::prob() { ... }
79
80
81 +void xor::eval () { ... }
82 +void xor::prob() { ... }
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125     int flipflop::numberOfFlipflops = 1;
126
127
128 void DFF::eval() {
129     char valueToLoad = '0';
130
131     if (!containsReset) valueToLoad = D->value;
132     else valueToLoad = (rst->value == '1') ? '0' : D->value;
133
134     if (clk->value == 'P') {
135         Q->value = valueToLoad;
136         Q->eventTime = calculateEventTime(lastValue, Q->value,
137                                         eventTime);
138     }
139 }
```

Annotations highlight specific parts of the code:

- A yellow callout points to the `and::eval()` method with the text: **Redefine virtual functions of gate**.
- A yellow callout points to the `DFF::eval()` method with the text: **DFF is inherited from flip flop**.
- A yellow box surrounds the entire `polymorphismLogicClassesPrimitives.cpp` file with the text: **PolymorphismLogicClassesPrimitives.cpp**.

Page footer: © 2014-2015, Zainalabedin Navabi - Logic Simulation with C/C++

Page number: 100

Polymorphic Gate Base

```
57 float evl(gates* GATE){  
58     GATE->evl();  
59     return GATE->outputControllability;  
60 }
```

PolymorphismLogicClassesPrimitives.cpp

Polymorphic Gate Base

polymorphismLogic...ssesPrimitives.cpp polymorphismLogic...ssesFunctions.cpp

Logic Class Polymorphism (Global Scope)

```
73  
74 int main()  
75 {  
76     wire a('0', 3), b('1', 5), c('X', 0);  
77     wire v('0', 3), w('0', 3), y('1', 5);  
78  
79     gates *NOT = new not(y, w, 5);  
80     gates *AND = new and(a, b, v, 7);  
81     gates *OR1 = new or(v, c, y, 6);  
82  
83     AND->prob();  
84     OR1->prob();  
85     NOT->prob();  
86  
87     int ai; int time = 0;  
88  
89     do {  
90         inpBit("Wire a", a, time);  
91         inpBit("Wire b", b, time);  
92         inpBit("Wire c", c, time);  
93  
94         cout << evl(AND) << " :AND\n";  
95         cout << evl(OR1) << " :OR1\n";  
96         cout << evl(NOT) << " :NOT\n";  
97  
98         outBit("AOI output: ", w);  
99         cout << "AOI output activity count: " << w.activity() << '\n';  
100  
101         time += 17;  
102         cout << "\n" << "Continue? "; cin >> ai; cout << "\n";  
103     } while (ai>0);  
104  
105  
106  
107 /*  
108 int main()  
109 {  
100 %
```

Base-pointer type compatibility

PolymorphismLogicClassesFunctions.cpp

© 2014-2015, Zainalabedin Navabi - Logic Simulation with C/C++

102

Polymorphic Gate Base

The image shows a screenshot of a C/C++ code editor with a background of a logic circuit diagram. The code is organized into three main sections:

- PolymorphismLogicClassesPrimitives.h:** A yellow callout points to the declaration of the `flipflop` class. It includes protected members for wires and clock delays, and public members for identifier, controlability, and constructor. The constructor initializes the identifier and increments a static counter. It also contains three pure virtual functions: `eval()`, `prob()`, and `init(float, char)`.
- Pure virtual functions:** A blue callout points to the three pure virtual functions defined in the `flipflop` class.
- First_Level Derived flip-flop classes:** A blue callout points to the `DFF` and `DFFsR` classes, which inherit from `flipflop`. The `DFF` class has its own constructor and a derived `containsReset` member. Both classes implement the pure virtual functions.

```
polymorphismLogicClassesPrimitives.h*  polymorphismLogic...ssesPrimitives.cpp
Logic Class Polymorphism  (Global Scope)

84
85 class flipflop {
86 protected:
87     wire *D, *clk, *rst, *cen, *Q;
88     int clkQDelay;
89     int rstQDelay;
90     int lastEvent; // last time output changed
91     char lastValue;
92     bool containsReset = false;
93     float clockControlability = 0.5;
94     static int numberOfflipflops;
95 public:
96     int flipflopIdentifier;
97     float outputControlability = 1.0;
98     flipflop(wire& d, wire& c, wire& q, int dC) :
99         D(&d), clk(&c), Q(&q), clkQDelay(dC) {
100        flipflopIdentifier = numberOfflipflops;
101        numberOfflipflops++;
102    };
103    ~flipflop(){};
104    virtual void eval() = 0;
105    virtual void prob() = 0;
106    virtual void init(float, char) = 0;
107};

108
109 class DFF : public flipflop {
110 public:
111     DFF(wire& d, wire& c, wire& q, int dC) : flipflop(d, c, q, dC)
112     { containsReset = false; };
113     ~DFF(){};
114     virtual void eval();
115     virtual void prob();
116     virtual void init(float, char);
117 };
118
119 class DFFsR : public DFF {
120 public:
```

Flip Flop Description Hierarchies

polymorphismLogicClassesPrimitives.h* polymorphismLogicClassesPrimitives.cpp

```
125 int flipflops::numberOfFlipflops = 1;
126
127 void DFF::eval() {
128     char valueToLoad = '0';
129
130     if (!containsReset) valueToLoad = D->value;
131     else valueToLoad = (rst->value == '1') ? '0' : D->value;
132
133     if (clk->value == 'P') {
134         Q->value = valueToLoad;
135         Q->eventTime = calculateEventTime(lastValue, Q->value,
136                                         clk->eventTime, clkQDelay, lastEvent);
137     }
138
139     Q->eventTime = calculateEventTime(lastValue, Q->value,
140                                     clk->eventTime, clkQDelay, lastEvent);
141
142     Q->activityCount = (D->activityCount + clk->activityCount) * 2 +
143                         ((lastValue == Q->value) ? 0 : 3);
144
145     lastEvent = Q->eventTime;
146     lastValue = Q->value;
147 }
148
149 void DFF::prob(){
150     outputControlability = D->controlability * clockControlability;
151     Q->controlability = outputControlability;
152 }
153
154 void DFF::init(float clkCon, char iniOut) {
155     clockControlability = clkCon; Q->value = iniOut;
156 }
157
158 void DFFsR::prob(){
159     outputControlability = (D->controlability + rst->controlability -
160                           D->controlability * rst->controlability ) *
161                           clockControlability;
162     Q->controlability = outputControlability;
163 }
```

PolymorphismLogicClassesPrimitives.cpp

Basic DFF with synchronous reset

DFFsR is inherited from DFF

© 2014-2015, Zainalabedin Navabi - Logic Simulation with C/C++

104

Flip Flop Description Hierarchies

Second Level
Derivation

No evl(), so
uses the one of
DFF

Third Level
derivation

```
polymorphismLogic...ssesPrimitives.cpp          polymorphismLogicClassesPrimitives.h
```

File: polymorphismLogicClassesPrimitives.h

```
#include "DFF.h"
```

```
class Polymorphism {
```

```
public:
```

```
    class DFFsR : public DFF {
```

```
public:
```

```
        DFFsR(wire& d, wire& c, wire& r, wire& q, int dC, int dR) : DFF(d, c, q, dC) {
```

```
            containsReset = true;
```

```
            rst = &r;
```

```
            rstQDelay = dR;
```

```
        };
```

```
        ~DFFsR(){};
```

```
        virtual void prob();
```

```
    };
```

```
    class DFFsRE : public DFFsR {
```

```
public:
```

```
        DFFsRE(wire& d, wire& c, wire& r, wire& e,
```

```
                wire& q, int dC, int dR) : DFFsR(d, c, r, q, dC, dR) {
```

```
            cen = &e;
```

```
        };
```

```
        ~DFFsRE(){};
```

```
        virtual void evl();
```

```
    };
```

```
    // Structures based on above primitives begin here
```

```
    class fullAdder {
```

```
        wire *i1, *i2, *i3, *o1, *o2;
```

```
        // Declare necessary gate instances
```

```
        gates *xor1;
```

```
        gates *xor2;
```

```
        gates *and1;
```

```
        gates *and2;
```


```
        gates *or1;
```

```
        // fulladder Local wires
```

Inherited from DFF.
Same members but
assigns value to
existing rst of flip
flop

PolymorphismLogicClassesPrimitives.h

Flip Flop Description Hierarchical




The code editor shows two files: `polymorphismLogicClassesPrimitives.h*` and `polymorphismLogicClassesPrimitives.cpp`. The `polymorphismLogicClassesPrimitives.cpp` file contains the following code:

```
155 void DFFsR::prob(){
156     outputControlability = (D->controlability + rst->controlability -
157                             D->controlability * rst->controlability ) *
158                             clockControlability;
159     Q->controlability = outputControlability;
160 }
161
162 void DFFsRE::evl() {
163     if (en->value == '1') DFFsR::evl();
164 }
165
166 // Structures based on above primitives begin
167
168 void fullAdder::prob(){
169
170     // Calculate probabilities in the proper order
171     xor1->prob();
172     and1->prob();
173     and2->prob();
174     or1->prob();
175     xor2->prob();
176
177     o1Controlability = getProb(or1);
178     o2Controlability = getProb(xor2);
179 }
180
181 void fullAdder::evl () {
182
183     // Via the FA pointers, read wire values that connect to
184     // the FA from outside, and assign them to FA Local wires
185     aL = *i1; bL = *i2; cL = *i3;
186
187     // Evaluate gates in the proper order
188     xor1->evl();
189     and1->evl();
190     and2->evl();
191     or1->evl();
192 }
```

A yellow callout box points to the line `if (en->value == '1') DFFsR::evl();` with the text "PolymorphismLogicClassesPrimitives.cpp". A blue callout box points to the same line with the text "DFFsRE calls DFFsR when value is one".

Flip Flop Description Hierarchical



A screenshot of a C/C++ code editor showing two files: `polymorphismLogicClassesPrimitives.cpp` and `polymorphismLogicClassesUtilities.cpp`. The current file is `polymorphismLogicClassesPrimitives.cpp`, which contains several functions for managing logic values over time. A yellow callout box highlights the first function, `inpBit`.

```
polymorphismLogic...ssesPrimitives.cpp      polymorphismLogicClassesUtilities.cpp
Logic Class Polymorphism      (Global Scope)
3 void inpBit(string wireName, wire& valtim) {
4     char value;
5     int time;
6     cout << "Enter value followed by @ time for " << wireName << ": ";
7     cin >> value; cin >> time;
8     valtim.put(value, time);
9 }
10
11 void inpBit(string wireName, wire& valtim, int t) {
12     char value;
13     cout << "For @ time " << time << ", enter logic value for " << wireName << ": ";
14     cin >> value;
15     valtim.put(value, time);
16 }
17
18 void outBit(string wireName, wire valtim) {
19     char value;
20     int time;
21     valtim.get(value, time);
22     cout << wireName << ":" << value << "@" << time << "\n";
23 }
24
25 void inpBit(string wireName, wireV& valtim) {
26     string value;
27     int time;
28     cout << "Enter value followed by @ time for " << wireName << ": ";
29     cin >> value; cin >> time;
30     valtim.put(value, time);
31 }
32
33 void outBit(string wireName, wireV valtim) {
34     string value;
35     int time;
36     valtim.get(value, time);
37     cout << wireName << ":" << value << "@" << time << "\n";
38 }
```

PolymorphismLogicClassesPrimitives.cpp

Flip Flop Description Hierarchical

The screenshot shows a code editor with two tabs: `polymorphismLogicClassesUtilities.cpp` and `polymorphismLogic...ssesFunctions.cpp`. The code in the editor is as follows:

```
polymorphismLogicClassesUtilities.cpp          polymorphismLogic...ssesFunctions.cpp  main()
Logic Class Polymorphism
int main()
{
    wire a('0', 3), b('1', 5), c('X', 0), clk('X', 0), rst('X', 0),
        en('X', 0),
        Q1('X', 0), Q2('X', 0), Q3('X', 0);
    wire v('0', 3), w('0', 3), y('1', 5);

    flipflop *FF1 = new DFF(a, clk, Q1, 401);
    flipflop *FF2 = new DFFsR(a, clk, rst, Q2, 502, 6);
    flipflop *FF3 = new DFFsRE(a, clk, rst, en, Q3, 603, 7);
    FF1->init(float(0.37), '1');
    FF2->init(float(0.37), '1');
    FF3->init(float(0.37), '1');

    gates *NOT = new not(y, w, 5);
    gates *AND = new and(a, b, v, 7);
    gates *OR1 = new or(v, c, y, 6);

    AND->prob();
    OR1->prob();
    NOT->prob();
    FF1->prob();
    FF2->prob();
    FF3->prob();


    cout << "AND gate Id: " << AND->gateIdentifier << '\n';
    cout << "OR1 gate Id: " << OR1->gateIdentifier << '\n';
    cout << "NOT gate Id: " << NOT->gateIdentifier << "\n\n";

    cout << "DFF2 output 1-probability: " << FF2->outputControlability << '\n';
    cout << "DFF3 output 1-probability: " << FF3->outputControlability << "\n\n";
    cout << "AOI output 1-probability: " << getProb(NOT) << '\n';
    cout << "DFF1 output 1-probability: " << FF1->outputControlability << '\n';
    cout << "DFF2 output 1-probability: " << FF2->outputControlability << '\n';
    cout << "DFF3 output 1-probability: " << FF3->outputControlability << "\n\n";
}
```

A callout box points from the highlighted code block to a yellow box containing the text **PolymorphismLogicClassesFunctions.cpp**.

A blue callout box points from the `NOT` pointer declaration to a blue box containing the text **Pointer compatibility**.

Flip Flop Description Hierarchical



The screenshot shows a code editor window with two tabs: "polymorphismLogicClassesUtilities.cpp" and "polymorphismLogic...ssesFunctions.cpp". The "polymorphismLogic...ssesFunctions.cpp" tab is active, showing C++ code for a polymorphism logic class. A yellow callout box points from the text "PolymorphismLogicClassesFunctions.cpp" to the code in the editor.

```
polymorphismLogicClassesUtilities.cpp          polymorphismLogic...ssesFunctions.cpp  X
Logic Class Polymorphism      (Global Scope)

39     int ai; int time = 0;
40
41     do {
42         inpBit("Wire a", a, time);
43         inpBit("Wire b", b, time);
44         inpBit("Wire c", c, time);
45         inpBit("Clock input", clk, time);
46         inpBit("Reset input", rst, time);
47         inpBit("Enable input", en, time);
48
49         AND->evl();
50         OR1->evl();
51         NOT->evl();
52         FF1->evl();
53         FF2->evl();
54         FF3->evl();
55
56
57         outBit("AOI output: ", w);
58         outBit("DFF1 output: ", Q1);
59         outBit("DFF2 output: ", Q2);
60         outBit("DFF3 output: ", Q3);
61
62         cout << "AOI output activity count: " << w.activity() << '\n';
63         cout << "DFF1 output activity count: " << Q1.activity() << '\n';
64         cout << "DFF2 output activity count: " << Q2.activity() << '\n';
65         cout << "DFF3 output activity count: " << Q3.activity() << "\n\n";
66
67         time += 17;
68         cout << "\n" << "Continue? "; cin >> ai; cout << "\n";
69
70     } while (ai>0);
71 }
72 */
73 int main()
74 {
75     wire aW('0', 3), bW('1', 5), ciW('X', 0), coW('X', 0),
100 %
```

Conclusion

This chapter presented:

- Procedural Languages for Hardware Modeling
- Types and Operators for Logic Modeling
- Basic Logic Simulation
- Enhanced logic simulation with timing
- More Functions for Wires and Gates
- Inheritance in Logic Structures
- Hierarchical Modeling of Digital Components

Copyright and Acknowledgment

- © 2015, Zainalabedin Navabi, System-Level Design and Modeling: ESL Using C/C++, SystemC and TLM-2.0, ISBN-13: 978-1441986740, ISBN-10: 144198674X
- Slides prepared by Hanieh Hashemi, ECE graduate student